Default Cover Image

Computer Architectures for Machine Perception, International Workshop on

Sept. 11 2000 to Sept. 13 2000

Padova, Italy

ISBN: 0-7695-0740-9

Table of Contents

Papers
Trends in Scientific ComputingFull-text access may be available. Sign in or learn about subscription options.
Papers
Computational Aspects of Sensing, Modeling, and Visualizing the Real WorldFull-text access may be available. Sign in or learn about subscription options.
Message from the ChairpersonsFreely available from IEEE.pp. ix
Conference OrganizersFreely available from IEEE.pp. x
RefereesFreely available from IEEE.pp. xi
Author IndexFreely available from IEEE.pp. 363
Vision Systems
An Imaging Library for a TriCore Based Digital CameraFull-text access may be available. Sign in or learn about subscription options.pp. 3
Vision Systems
FreeTIV Parallel Computer: Architecture and EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 12
Vision Systems
Active Computer Vision SystemFull-text access may be available. Sign in or learn about subscription options.pp. 18
VLSI Architectures
The Acadia Vision ProcessorFull-text access may be available. Sign in or learn about subscription options.pp. 31
VLSI Architectures
Method of Moment Calculation for a Digital Vision Chip SystemFull-text access may be available. Sign in or learn about subscription options.pp. 41
VLSI Architectures
High Speed Target Tracking Vision ChipFull-text access may be available. Sign in or learn about subscription options.pp. 49
VLSI Architectures
A VLSI Architecture for Image Sequence Segmentation using Edge FusionFull-text access may be available. Sign in or learn about subscription options.pp. 57
Invited lecture
On Quantum and Classical Computing with Arrays of Superconducting Persistent Current QubitsFull-text access may be available. Sign in or learn about subscription options.pp. 69
Neural Networks
2-D Object Recognition by Structured Neural Networks in a Pyramidal ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 81
Neural Networks
A High Speed Flat CORDIC Based Neuron with Multi-Level Activation Function for Robust Pattern RecognitionFull-text access may be available. Sign in or learn about subscription options.pp. 87
Neural Networks
Parallel Segmentation Based on Topology with the Associative Net ModelFull-text access may be available. Sign in or learn about subscription options.pp. 95
Poster Session
An FPGA Architecture for High Speed Edge and Corner DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 112
Poster Session
Recovering 3-D Egomotion Parameters from Optic Flow: From Structural Principles to Analog ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 117
Poster Session
Space Variant Vision and Pipelined Architecture for Time to Impact ComputationFull-text access may be available. Sign in or learn about subscription options.pp. 122
Poster Session
Multi-Sensors and Environment Simulator for Collision Avoidance ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 127
Poster Session
Fast Stable Matching Algorithm using Asynchronous Parallel Programming ModelFull-text access may be available. Sign in or learn about subscription options.pp. 131
Poster Session
Fast Retrieval on Compressed Images for Internet ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 136
Poster Session
A Scalable Affine Core for Video Object Motion CompensationFull-text access may be available. Sign in or learn about subscription options.pp. 142
Poster Session
Implementation of the SVM Neural Network Generalization Function for Image ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 147
Architectures
A System-On-A-Chip for Pattern Recognition Architecture and Design MethodologyFull-text access may be available. Sign in or learn about subscription options.pp. 155
Architectures
Notacheck: A Parallel DSP-Based Architecture for Real Time High Resolution Inspection of Bank-NotesFull-text access may be available. Sign in or learn about subscription options.pp. 163
Architectures
In the Development and Evaluation of Specialized Processors for Computing High-Order 2-D Image Moments in Real-TimeFull-text access may be available. Sign in or learn about subscription options.pp. 170
Distributed systems
A Distributed System for Real-Time Volume ReconstructionFull-text access may be available. Sign in or learn about subscription options.pp. 183
Distributed systems
A Distributed Architecture for Autonomous Navigation of RobotsFull-text access may be available. Sign in or learn about subscription options.pp. 190
Distributed systems
Study of a Parallel CBIR Implementation using MPIFull-text access may be available. Sign in or learn about subscription options.pp. 195
Distributed systems
Real-Time Computer Vision on PC-Cluster and Its Application to Real-Time Motion CaptureFull-text access may be available. Sign in or learn about subscription options.pp. 205
Configurable Computing
FPGA-Based Coprocessor for Text String ExtractionFull-text access may be available. Sign in or learn about subscription options.pp. 217
Configurable Computing
Compiling and Optimizing Image Processing Algorithms for FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 222
Configurable Computing
A Configurable Processor Network for Document ManagementFull-text access may be available. Sign in or learn about subscription options.pp. 232
Configurable Computing
How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?Full-text access may be available. Sign in or learn about subscription options.pp. 240
Invited lecture
Multi-Media Extensions in Super-Pipelined Micro-Architectures. A New Case for SIMD Processing?Full-text access may be available. Sign in or learn about subscription options.pp. 249
Programming Environments
Loop Regularization for Image and Video Processing on Instruction Level Parallel ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 261
Programming Environments
Examples of Image Processing to Benefit from an Asynchronous ImplementationFull-text access may be available. Sign in or learn about subscription options.pp. 270
Programming Environments
Anet: A Programming Environment for Parallel Image AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 280
Hardware Supported Techniques
An Array Control Unit for High Performance SIMD ArraysFull-text access may be available. Sign in or learn about subscription options.pp. 293
Hardware Supported Techniques
The Long And Winding Road to High-Performance Image Processing with MMX/SSEFull-text access may be available. Sign in or learn about subscription options.pp. 302
Hardware Supported Techniques
Hardware Prefetching Techniques for Cache Memories in Multimedia ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 311
Hardware Supported Techniques
Hardware Supported Technique for Detecting Multi-Corners In Digital ContoursFull-text access may be available. Sign in or learn about subscription options.pp. 320
Algorithms and Applications
Homography Based Parallel Volume Intersection: Toward Real-Time Volume Reconstruction using Active CamerasFull-text access may be available. Sign in or learn about subscription options.pp. 331
Algorithms and Applications
Handling Artifacts in Digitally Reproduced DocumentsFull-text access may be available. Sign in or learn about subscription options.pp. 340
Algorithms and Applications
Compressed-Domain Classification of Texture ImagesFull-text access may be available. Sign in or learn about subscription options.pp. 347
Algorithms and Applications
Fast Stereo Matching for the VIDET System using a General Purpose Processor with Multimedia ExtensionsFull-text access may be available. Sign in or learn about subscription options.pp. 356
Showing 50 out of 50