Default Cover Image

2012 13th Latin American Test Workshop (LATW)

April 10 2012 to April 13 2012

Quito, Ecuador

Table of Contents

Papers
Technical programFull-text access may be available. Sign in or learn about subscription options.pp. 1-4
Papers
Author indexFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
CommitteesFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
Papers
[Copyright notice]Full-text access may be available. Sign in or learn about subscription options.pp. 1
Papers
Simulation of SET faults in a voltage controlled oscillatorFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Low voltage testing for interconnect opens under process variationsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Low-power design under variation using error prevention and error tolerance (invited paper)Full-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Variation-aware and self-healing design methodology for a system-on-chipFull-text access may be available. Sign in or learn about subscription options.pp. 1-4
Papers
A guiding heuristic for the semi-formal verification of high-level designsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Self-optimization of dense wireless sensor networks based on simulated annealingFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Design-for-manufacturability of MEMS convective accelerometers through adaptive electrical calibration strategyFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Investigating the use of an on-chip sensor to monitor NBTI effect in SRAMFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Mutation operators for concurrent programs in MPIFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Automatic generation of an FPGA based embedded test system for printed circuit board testingFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Platform for automated HW/SW co-verification, testing and simulation of microprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
About robustness of test patterns regarding multiple faultsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Model-based design for wireless body sensor network nodesFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Fast worst-case peak temperature evaluation for real-time applications on multi-core systemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Built-in tuning of RFIC Passive Polyphase Filter by process and thermal monitoringFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
Multi-condition alternate test of analog, mixed-signal, and RF systemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Acquiring real-time heating of cells in standard cell designsFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
PSL assertion checkers synthesis with ASM based HLS tool ABELITEFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Retiming scan circuit to eliminate timing penaltyFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Investigation of a CMOS oscillator concept for particle detection and diagnosisFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
SITARe: A simulation tool for analysis and diagnosis of radiation effectsFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
SET susceptibility estimation of clock tree networks from layout extractionFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
SEU fault-injection in VHDL-based processors: A case studyFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
MoDiVHA: A hierarchical strategy for distributed test assignmentFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Detailed analysis of compilation options for robust software-based embedded systemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Selective hardening methodology for combinational logicFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Pattern-based injections in processors implemented on SRAM-based FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 1-4
Papers
Non-intrusive fault tolerance in soft processors through circuit duplicationFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Technical reviewersFull-text access may be available. Sign in or learn about subscription options.pp. 1
Showing 41 out of 41