1. Home
  2. Proceedings
  3. DSD
  4. DSD 2017
Default Cover Image

2017 Euromicro Conference on Digital System Design (DSD)

Aug. 30 2017 to Sept. 1 2017

Vienna, Austria

Table of Contents

[Title page i]Freely available from IEEE.pp. i-i
[Title page iii]Freely available from IEEE.pp. iii-iii
[Copyright notice]Freely available from IEEE.pp. iv-iv
Table of contentsFreely available from IEEE.pp. v-xii
Message from the General ChairsFreely available from IEEE.pp. xiii-xiii
Message from the Program ChairsFreely available from IEEE.pp. xiv-xv
DSD 2017 CommitteesFreely available from IEEE.pp. xvi-xvi
Program CommitteeFreely available from IEEE.pp. xvii-xxiii
Additional ReviewersFreely available from IEEE.pp. xxiv-xxiv
KeynotesFull-text access may be available. Sign in or learn about subscription options.pp. xxv-xxviii
Building a Better Random Number Generator for Stochastic ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
by Florian Neugebauer, Ilia Polian, John P. Hayes
Rapid Estimation of Power-Management Unit Overhead from System-Level SpecificationFull-text access may be available. Sign in or learn about subscription options.pp. 9-13
by Dominik Macko
Loop Overhead Reduction Techniques for Coarse Grained Reconfigurable ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 14-21
by Kanishkan Vadivel, Mark Wijtvliet, Roel Jordans, Henk Corporaal
Autonomous Power Management for Embedded Systems Using a Non-linear Power PredictorFull-text access may be available. Sign in or learn about subscription options.pp. 22-29
by Sidartha Azevedo Lobo De Carvalho, Daniel Carvalho Da Cunha, Abel Guilhermino Da Silva-Filho
An Aspect and Transaction Oriented Programming, Design and Verification Language (PDVL)Full-text access may be available. Sign in or learn about subscription options.pp. 30-39
by Tobias Strauch
Optimizing Memory Access Performance Using Hardware Assisted Virtualization in Retargetable Dynamic Binary TranslationFull-text access may be available. Sign in or learn about subscription options.pp. 40-46
by Antoine Faravelon, Olivier Gruber, Frédéric Pétrot
Static Write Buffer Cache Modeling to Increase Host-Compiled Simulation AccuracyFull-text access may be available. Sign in or learn about subscription options.pp. 47-53
by Hector Posadas, Luis Díaz, Eugenio Villar
Assertion-Based Verification for SoC Models and Identification of Key EventsFull-text access may be available. Sign in or learn about subscription options.pp. 54-61
by Laurence Pierre, Martial Chabot
An Architecture for Online-Diagnosis Systems Supporting Compressed CommunicationFull-text access may be available. Sign in or learn about subscription options.pp. 62-69
by Seungbum Jo, Markus Lohrey, Damian Ludwig, Simon Meckel, Roman Obermaisser, Simon Plasger
A Hardware/Software Codesign for the Chemical Reactivity of BRAMSFull-text access may be available. Sign in or learn about subscription options.pp. 70-77
by Carlos Alberto Oliveira De Souza Jr., Erinaldo Da Silva Pereira, Eduardo Marques
Nepteron Processor for Real-Time Computation of Conductance-Based Neuronal NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 78-85
by Marcel Beuler, Alexander Krum, Werner Bonath, Hartmut Hillmer
System-Aware Performance Monitoring Unit for RISC-V ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 86-93
by Tobias Scheipel, Fabian Mauroner, Marcel Baunach
SPEED: Open-Source Framework to Accelerate Speech Recognition on Embedded GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 94-101
by Syed Mohammad Asad Hassan Jafri, Ahmed Hemani, Leonardo Intesa
EventIRQ: An Event Based and Priority Aware IRQ Handling for Multi-tasking EnvironmentsFull-text access may be available. Sign in or learn about subscription options.pp. 102-110
by Fabian Mauroner, Marcel Baunach
Design of an On-chip System for the SET Pulse Width MeasurementFull-text access may be available. Sign in or learn about subscription options.pp. 111-118
by Marko Andjelkovic, Vladimir Petrovic, Miljana Nenadovic, Anselm Breitenreiter, Milose Krstic, Rolf Kraemer
Acceleration Techniques for System-Hyper-Pipelined Soft-Processors on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 119-128
by Tobias Strauch
Application Specific Behavioral Synthesis Design Space Exploration: Artificial Neural Networks. A Case StudyFull-text access may be available. Sign in or learn about subscription options.pp. 129-136
by Benjamin Carrion Schafer, David Aledo, Félix Moreno
Composition of Switching Lattices and Autosymmetric Boolean Function SynthesisFull-text access may be available. Sign in or learn about subscription options.pp. 137-144
by Anna Bernasconi, Valentina Ciriani, Luca Frontini, Gabriella Trucco
Performance Targeted Minimization of Incompletely Specified Finite State Machines for Implementation in FPGA DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 145-150
by Adam Klimowicz
A Feedback-Based Design Space Exploration Subsystem for the Automation of Architectures Synthesis on Proprietary FPGA ToolchainsFull-text access may be available. Sign in or learn about subscription options.pp. 151-154
by Alessandro Pappalardo, Giuseppe Natale, Marco Domenico Santambrogio
Analysis and Visualization of Product Memory Layout in IP-XACTFull-text access may be available. Sign in or learn about subscription options.pp. 155-162
by Esko Pekkarinen, Mikko Teuho, Timo D. Hämäläinen
SAT-Based Generation of Optimum Function Implementations with XOR GatesFull-text access may be available. Sign in or learn about subscription options.pp. 163-170
by Petr Fišer, Ivo Háleček, Jan Schmidt
Scalable and Power-Efficient Implementation of an Asynchronous Router with Buffer SharingFull-text access may be available. Sign in or learn about subscription options.pp. 171-178
by Charles Effiong, Gilles Sassatelli, Abdoulaye Gamatie
Packet Classification with Limited Memory ResourcesFull-text access may be available. Sign in or learn about subscription options.pp. 179-183
by Michal Kekely, Jan Korenek
A Distributed NUCA Architecture Using an Efficient NoC Multicasting SupportFull-text access may be available. Sign in or learn about subscription options.pp. 184-191
by Hela Belhadj Amor, Abbas Sheibanyrad, Frédéric Pétrot
A Programmable Inbound Transfer Processor for Active Messages in Embedded Multicore SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 192-197
by Yves Durand, Christian Bernard, Romain Lemaire, Cesar Fuguet Tortolero, Emilie Garat
Automatic Control Flow Generation for OpenVX GraphsFull-text access may be available. Sign in or learn about subscription options.pp. 198-204
by Merten Popp, Stef Van Son, Orlando Moreira
Higher-Order Side-Channel Protected Implementations of KECCAKFull-text access may be available. Sign in or learn about subscription options.pp. 205-212
by Hannes Gross, David Schaffenrath, Stefan Mangard
Lightweight Software Encryption for Embedded ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 213-220
by Thomas Hiscock, Olivier Savry, Louis Goubin
A Design Strategy for Digit Serial Multiplier Based Binary Edwards Curve Scalar Multiplier ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 221-228
by Apostolos P. Fournaris, Charalambos Dimopoulos, Odysseas Koufopavlou
Hardware-Secured Configuration and Two-Layer Attestation Architecture for Smart SensorsFull-text access may be available. Sign in or learn about subscription options.pp. 229-236
by Thomas Ulz, Thomas Pieber, Christian Steger, Sarah Haas, Rainer Matischek, Holger Bock
Side Channel Evaluation of PUF-Based Pseudorandom PermutationFull-text access may be available. Sign in or learn about subscription options.pp. 237-243
by Durga Prasad Sahoo, Phuong Ha Nguyen, Debapriya Basu Roy, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty
How Microprobing Can Attack Encrypted MemoryFull-text access may be available. Sign in or learn about subscription options.pp. 244-251
by Sergei Skorobogatov
Role of Laser-Induced IR Drops in the Occurrence of Faults: Assessment and SimulationFull-text access may be available. Sign in or learn about subscription options.pp. 252-259
by Raphael Andreoni Camponogara Viera, Jean-Max Dutertre, Rodrigo Possamai Bastos, Philippe Maurine
Influence of Fault-Tolerance Techniques on Power-Analysis Resistance of Cryptographic DesignFull-text access may be available. Sign in or learn about subscription options.pp. 260-267
by Jan Říha, Vojtěch Miškovský, Hana Kubátová, Martin Novotný
Thermal Sensor Based Hardware Trojan Detection in FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 268-273
by Lampros Pyrgas, Filippos Pirpilidis, Aliki Panayiotarou, Paris Kitsos
Analysis and Inner-Round Pipelined Implementation of Selected Parallelizable CAESAR Competition CandidatesFull-text access may be available. Sign in or learn about subscription options.pp. 274-282
by Sanjay Deshpande, Kris Gaj
Counterfeit IC Detection By Image Texture AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 283-286
by Pallabi Ghosh, Rajat Subhra Chakraborty
Run-Time Effect by Inserting Hardware Trojans, in Combinational CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 287-290
by Fotios Kounelis, Nicolas Sklavos, Paris Kitsos
Exploiting Quantum Gates in Secure ComputationFull-text access may be available. Sign in or learn about subscription options.pp. 291-294
by Maryam Ehsanpour, Stelvio Cimato, Valentina Ciriani, Ernesto Damiani
IoT Components LifeCycle Based Security AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 295-298
by Johan Marconot, Florian Pebay-Peyroula, David Hély
Necessity of Fault Tolerance Techniques in Xilinx Kintex 7 FPGA Devices for Space Missions: A Case StudyFull-text access may be available. Sign in or learn about subscription options.pp. 299-306
by Louis van Harten, Roel Jordans, Hamid Pourshaghaghi
SAT-Based ATPG for Zero-Aliasing CompactionFull-text access may be available. Sign in or learn about subscription options.pp. 307-314
by Robert Hülle, Petr Fišer, Jan Schmidt
A Functional Test Framework to Observe MPSoC Power Management Techniques in Virtual PlatformsFull-text access may be available. Sign in or learn about subscription options.pp. 315-322
by Sören Schreiner, Maher Fakih, Kim Grüttner, Duncan Graham, Wolfgang Nebel, Salvador Peiró Frasquet
PCG: Partially Clock-Gating Approach to Reduce the Power Consumption of Fault-Tolerant Register FilesFull-text access may be available. Sign in or learn about subscription options.pp. 323-328
by Alireza Namazi, Meisam Abdollahi
Setup for an Experimental Study of Radiation Effects in 65nm CMOSFull-text access may be available. Sign in or learn about subscription options.pp. 329-336
by Bernhard Fritz, Andreas Steininger, Vaclav Simek, Varadan Savulimedu Veeravalli
Reliability Analysis and Improvement of FPGA-Based Robot ControllerFull-text access may be available. Sign in or learn about subscription options.pp. 337-344
by Jakub Podivinsky, Jakub Lojda, Ondrej Cekan, Richard Panek, Zdenek Kotasek
Thermal Effect on Performance, Power, and BTI Aging in FinFET-Based DesignsFull-text access may be available. Sign in or learn about subscription options.pp. 345-351
by Warin Sootkaneung, Suppachai Howimanporn, Sasithorn Chookaew
On Dependability Assessment of Fault Tolerant Systems by Means of Statistical Model CheckingFull-text access may be available. Sign in or learn about subscription options.pp. 352-355
by Josef Strnadel
A Probabilistic Context-Free Grammar Based Random Test Program GenerationFull-text access may be available. Sign in or learn about subscription options.pp. 356-359
by Ondrej Cekan, Zdenek Kotasek
Dependability Prediction Involving Temporal Redundancy and the Effect of Transient FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 360-363
by Martin Daňhel, Filip Štěpánek, Hana Kubátová
LORAP: Low-Overhead Power and Reliability-Aware Task Mapping Based on Instruction Footprint for Real-Time ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 364-367
by Alireza Namazi, Meisam Abdollahi, Saeed Safari, Siamak Mohammadi
A 3D Time-of-Flight Mixed-Criticality System for Environment PerceptionFull-text access may be available. Sign in or learn about subscription options.pp. 368-374
by Josef Steinbaeck, Allan Tengg, Gerald Holweg, Norbert Druml
A Subplatooning Strategy for Safe Braking ManeuversFull-text access may be available. Sign in or learn about subscription options.pp. 375-382
by Dharshan Krishna Murthy, Alejandro Masrur
On the Benefits of Multicores for Real-Time SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 383-389
by Selma Saidi
FPGA-Centric High Performance Embedded Computing: Challenges and TrendsFull-text access may be available. Sign in or learn about subscription options.pp. 390-395
by Rabie Ben Atitallah, Karim M. A. Ali
A Survey on Open-Source Flight Control Platforms of Unmanned Aerial VehicleFull-text access may be available. Sign in or learn about subscription options.pp. 396-402
by Emad Ebeid, Martin Skriver, Jie Jin
A Scalable Cloud Computing Infrastructure for Geospatial Data Analytics for Change DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 403-410
by Rune Hylsberg Jacobsen, Jacob Høxbroe Jeppesen, Kim Fibiger Laursen, John Skovsgaard, Henrik Nymann Jensen, Thomas Skjødeberg Toftegaard
Evaluating the Impact of Communication Network Performance on Supervisory Supermarket ControlFull-text access may be available. Sign in or learn about subscription options.pp. 411-418
by Jacob T. Madsen, Tomasz Minko, Tatiana K. Madsen, Hans-Peter Schwefel
Modular Development and Certification of Dependable Mixed-Criticality SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 419-426
by Asier Larrucea, Imanol Martinez, Carlos Fernando Nicolas, Jon Perez, Roman Obermaisser
Mixed Time-Criticality Process Interferences Characterization on a Multicore Linux SystemFull-text access may be available. Sign in or learn about subscription options.pp. 427-434
by Federico Reghenzani, Giuseppe Massari, William Fornaciari
Model-Based Function Mapping and Bandwidth Reservation for Mixed-Critical Adaptive SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 435-439
by Mahmoud Hussein, Ansgar Radermacher, Reda Nouacer
Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 440-444
by Mladen Slijepcevic, Carles Hernandez, Jaume Abella, Francisco J. Cazorla
The HELICoiD Project: Parallel SVM for Brain Cancer ClassificationFull-text access may be available. Sign in or learn about subscription options.pp. 445-450
by Emanuele Torti, Camilla Cividini, Alessandro Gatti, Giovanni Danese, Francesco Leporati, Himar Fabelo, Samuel Ortega, Gustavo Marrero Callicò
Hardware Platforms Benchmark For Real-Time Polyp DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 451-455
by Quentin Angermann, Aymeric Histace, Maroua Hammami, Mehdi Terosiet, Lionel Faurlini, Olivier Romain
Wireless and Portable System for the Study of in-vitro Cell Culture Impedance Spectrum by Electrical Impedance SpectroscopyFull-text access may be available. Sign in or learn about subscription options.pp. 456-461
by E. De Roux, M. Terosiet, F. Kölbl, J. Chrun, P.H. Aubert, P. Banet, M. Boissière, E. Pauthe, A. Histace, O. Romain
Towards a Mobile Health Platform with Parallel Processing and Multi-sensor CapabilitiesFull-text access may be available. Sign in or learn about subscription options.pp. 462-469
by Florian Glaser, Philipp Schönle, Pascale Meier, Jonathan Bösser, Noé Brun, Thomas Burger, Schekeb Fateh, Giovanni Rovere, Luca Benini, Qiuting Huang
Towards a Safe Software Development EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 470-477
by Mahmoud Hussein, Reda Nouacer, Ansgar Radermacher
MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 478-485
by José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragić, Alexandre Dray, Alen Duspara, William Fornaciari, Gerald Guillaume, Ynse Hoornenborg, Arman Iranfar, Mario Kovač, Simone Libutti, Bruno Maitre, José Maria Martínez, Giuseppe Massari, Hrvoje Mlinarić, Ermis Papastefanakis, Tomás Picornell, Igor Piljić, Anna Pupykina, Federico Reghenzani, Isabelle Staub, Rafael Tornero, Marina Zapater, Davide Zoni
Paving the Way Towards a Highly Energy-Efficient and Highly Integrated Compute Node for the Exascale Revolution: The ExaNoDe ApproachFull-text access may be available. Sign in or learn about subscription options.pp. 486-493
by Alvise Rigo, Christian Pinto, Kevin Pouget, Daniel Raho, Denis Dutoit, Pierre-Yves Martinez, Chris Doran, Luca Benini, Iakovos Mavroidis, Manolis Marazakis, Valeria Bartsch, Guy Lonsdale, Antoniu Pop, John Goodacre, Annaik Colliot, Paul Carpenter, Petar Radojković, Dirk Pleiter, Dominique Drouin, Benoît Dupont de Dinechin
The MegaM@Rt2 ECSEL Project: MegaModelling at Runtime — Scalable Model-Based Framework for Continuous Development and Runtime Validation of Complex SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 494-501
by Wasif Afzal, Hugo Bruneliere, Davide Di Ruscio, Andrey Sadovykh, Silvia Mazzini, Eric Cariou, Dragos Truscan, Jordi Cabot, Daniel Field, Luigi Pomante, Pavel Smrz
Security & Trusted Devices in the Context of Internet of Things (IoT)Full-text access may be available. Sign in or learn about subscription options.pp. 502-509
by Nicolas Sklavos, Ioannis D. Zaharakis, Achilles Kameas, Angeliki Kalapodi
The Next Generation of Exascale-Class Systems: The ExaNeSt ProjectFull-text access may be available. Sign in or learn about subscription options.pp. 510-515
by Roberto Ammendola, Andrea Biagioni, Paolo Cretaro, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier Stanislao Paolucci, Elena Pastorelli, Francesco Simula, Piero Vicini, Giuliano Taffoni, Jose A. Pascual, Javier Navaridas, Mikel Luján, John Goodacree, Nikolaos Chrysos, Manolis Katevenis
Exploiting Kant and Kimura’s Matrix Inversion Algorithm on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 516-519
by André Bannwart Perina, Paulo Matias, Eduardo Marques, Vanderlei Bonato, João Miguel Gago Pontes De Brito Lima
Designing a Synthetic Aperture Radar’s Data Formatting and Antenna Gyro Stabilizing ModuleFull-text access may be available. Sign in or learn about subscription options.pp. 520-523
by Ricardo de Porras Bernácer
Two-Phase Interarrival Time Prediction for Runtime Resource ManagementFull-text access may be available. Sign in or learn about subscription options.pp. 524-528
by Mina Niknafs, Ivan Ukhov, Petru Eles, Zebo Peng
Low-Cost Sub-5W Processors for Edge HPCFull-text access may be available. Sign in or learn about subscription options.pp. 529-532
by Pedro Trancoso, Michalis Efstathiou
A Methodology for Predicting Application-Specific Achievable Memory Bandwidth for HW/SW-CodesignFull-text access may be available. Sign in or learn about subscription options.pp. 533-537
by Matthias Göbel, Ahmed Elhossini, Ben Juurlink
Adaptive Reliability for Fault Tolerant Multicore SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 538-542
by Ihsen Alouani, Thomas Wild, Andreas Herkersdorf, Smail Niar
High-Performance General-Purpose Arithmetic Operations Using the Massive Parallel DNA-Based ComputationFull-text access may be available. Sign in or learn about subscription options.pp. 543-546
by Mercedeh Sanjabi, Ali Jahanian, Maryam Tahmasebi
Optimal Placement of Heterogeneous Uncore Component in 3D Chip-MultiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 547-551
by Aniseh Dorostkar, Arghavan Asad, Mahmood Fathy, Farah Mohammadi
Author indexFreely available from IEEE.pp. 552-555
[Publisher's information]Freely available from IEEE.pp. 556-556
Showing 93 out of 93