Default Cover Image

East-West Design & Test Symposium

Sept. 17 2010 to Sept. 20 2010

St. Petersburg, Russia

ISBN: 978-1-4244-9555-9

Table of Contents

Papers
ContentsFreely available from IEEE.pp. 1-8
Papers
Facilitating testability of TLM FIFO: SystemC implementationsFull-text access may be available. Sign in or learn about subscription options.pp. 428-431
Papers
Authors indexFull-text access may be available. Sign in or learn about subscription options.pp. 1-4
Papers
Title pageFreely available from IEEE.pp. 1
Papers
Code optimization for enhancing SystemC simulation timeFull-text access may be available. Sign in or learn about subscription options.pp. 431-434
Papers
Modeling on-chip variations in digital circuits using statistical timing analysisFull-text access may be available. Sign in or learn about subscription options.pp. 37-39
[Copyright notice]Freely available from IEEE.pp. 1-1
Papers
Fault tolerance of decomposed PLAsFull-text access may be available. Sign in or learn about subscription options.pp. 86-91
Papers
Microprogram control unit with code sharing and extended microinstruction formatFull-text access may be available. Sign in or learn about subscription options.pp. 73-76
Papers
Engineering-maintenance methods of the calculation xDSL-linesFull-text access may be available. Sign in or learn about subscription options.pp. 236-241
Papers
Building of the logic network of the information area of the corporationFull-text access may be available. Sign in or learn about subscription options.pp. 371-373
Papers
PDFs testing of combinational circuits based on covering ROBDDsFull-text access may be available. Sign in or learn about subscription options.pp. 160-163
Papers
GA-based and design by contract approach to test generation for EFSMsFull-text access may be available. Sign in or learn about subscription options.pp. 152-155
Papers
An approach for PSL assertion coverage analysis with high-level decision diagramsFull-text access may be available. Sign in or learn about subscription options.pp. 13-16
Papers
Implementation of a new paradigm in design of IIR digital filtersFull-text access may be available. Sign in or learn about subscription options.pp. 156-159
Papers
Thermal aware test scheduling for stacked multi-chip-modulesFull-text access may be available. Sign in or learn about subscription options.pp. 343-349
Papers
Fault grading using Instruction-Execution graphFull-text access may be available. Sign in or learn about subscription options.pp. 350-357
Papers
Self-testing of microcontrollers in the fieldFull-text access may be available. Sign in or learn about subscription options.pp. 43-46
Papers
Improving reliability for bit parallel finite field multipliers using Decimal HammingFull-text access may be available. Sign in or learn about subscription options.pp. 69-72
Papers
Communication interface synthesis from TLM 2.0 to RTLFull-text access may be available. Sign in or learn about subscription options.pp. 222-226
Papers
Sign Language synthesis using hand motion acquisitionFull-text access may be available. Sign in or learn about subscription options.pp. 226-229
Papers
Experiments with ABIST test methodology applied to path delay fault testingFull-text access may be available. Sign in or learn about subscription options.pp. 59-63
Papers
Common-mode signal minimization in differential stageFull-text access may be available. Sign in or learn about subscription options.pp. 242-245
Papers
Exploring modeling and testing of NAND flash memoriesFull-text access may be available. Sign in or learn about subscription options.pp. 47-50
Papers
EDACs and test integration strategies for NAND flash memoriesFull-text access may be available. Sign in or learn about subscription options.pp. 218-221
Papers
Internet applications testing automation through probabilistic-network programmingFull-text access may be available. Sign in or learn about subscription options.pp. 362-365
Papers
Metastability testing at FPGA circuit design using propagation time characterizationFull-text access may be available. Sign in or learn about subscription options.pp. 80-85
Papers
Methodology of algorithms synthesis of storage devices test diagnosingFull-text access may be available. Sign in or learn about subscription options.pp. 366-370
Papers
ESL design methodology for architecture explorationFull-text access may be available. Sign in or learn about subscription options.pp. 395-401
Papers
Cyber space and brain-like computingFull-text access may be available. Sign in or learn about subscription options.pp. 98-109
Papers
SAT-based group method for verification of logical descriptions with functional indeterminacyFull-text access may be available. Sign in or learn about subscription options.pp. 25-28
Papers
Between standard cells and transistors: Layout templates for Regular FabricsFull-text access may be available. Sign in or learn about subscription options.pp. 442-448
Papers
An efficient March test for detection of all two-operation dynamic faults from subclass SavFull-text access may be available. Sign in or learn about subscription options.pp. 310-313
Papers
IEEE 1500 compliant test wrapper generation tool for VHDL modelsFull-text access may be available. Sign in or learn about subscription options.pp. 495-499
Papers
Reconfiguration and hardware agents in testing and repair of distributed systemsFull-text access may be available. Sign in or learn about subscription options.pp. 195-198
Papers
Use of predicate categories for modelling of operation of the semantic analyzer of the linguistic processorFull-text access may be available. Sign in or learn about subscription options.pp. 382-385
Papers
A TLM2.0 assertion library with centralized monitoring approachFull-text access may be available. Sign in or learn about subscription options.pp. 402-406
Papers
Component-based safety-oriented on-line testing of digital systemsFull-text access may be available. Sign in or learn about subscription options.pp. 135-140
Papers
Parameterized IP Infrastructures for fault-tolerant FPGA-based systems: Development, assessment, case-studyFull-text access may be available. Sign in or learn about subscription options.pp. 452-455
Papers
A mixed HDL/PLI test packageFull-text access may be available. Sign in or learn about subscription options.pp. 518-523
Papers
Assertion based verification in TLMFull-text access may be available. Sign in or learn about subscription options.pp. 509-513
Papers
Applied library of adaptive lattice filters for nonstationary signal processingFull-text access may be available. Sign in or learn about subscription options.pp. 149-152
Papers
Architecture design and technical methodology for bus testingFull-text access may be available. Sign in or learn about subscription options.pp. 504-509
Papers
Generating test patterns for sequential circuits using random patterns by PLI functionsFull-text access may be available. Sign in or learn about subscription options.pp. 456-461
Papers
Early detection of potentially non-synchronized CDC paths using structural analysis techniqueFull-text access may be available. Sign in or learn about subscription options.pp. 500-503
Papers
The problem of Trojan inclusions in software and hardwareFull-text access may be available. Sign in or learn about subscription options.pp. 449-451
Papers
Near optimal machine learning based random test generationFull-text access may be available. Sign in or learn about subscription options.pp. 420-424
Papers
Test minimization technique for multiple stuck-at faults of combinational circuitFull-text access may be available. Sign in or learn about subscription options.pp. 168-170
Papers
A new paradigm in design of IIR digital filtersFull-text access may be available. Sign in or learn about subscription options.pp. 282-285
Papers
Testable combinational circuit design based on ZDD-implementation of ISOP Boolean functionFull-text access may be available. Sign in or learn about subscription options.pp. 171-174
Papers
Reduction in the number of PAL macrocells for Moore FSM implemented with CPLDFull-text access may be available. Sign in or learn about subscription options.pp. 390-394
Papers
Level quantization effect on accuracy of fast Fourier transform algorithmFull-text access may be available. Sign in or learn about subscription options.pp. 175-178
Papers
Advanced topics of FSM design using FPGA educational boards and web-based toolsFull-text access may be available. Sign in or learn about subscription options.pp. 514-517
Papers
The Unicast Feedback models for real-time control protocolFull-text access may be available. Sign in or learn about subscription options.pp. 479-481
Papers
Coverage method for FPGA fault logic blocks by sparesFull-text access may be available. Sign in or learn about subscription options.pp. 51-56
Papers
A method for automatic generation of an RTL-interface from a C++ descriptionFull-text access may be available. Sign in or learn about subscription options.pp. 186-189
Papers
OFDM-based audio watermarking for electronic radiotelephone identificationFull-text access may be available. Sign in or learn about subscription options.pp. 190-194
Papers
Increase in reliability of on-line testing methods using natural time redundancyFull-text access may be available. Sign in or learn about subscription options.pp. 386-391
Papers
A technique to accelerate the Vector Fitting algorithm for interconnect simulationFull-text access may be available. Sign in or learn about subscription options.pp. 127-130
Papers
On selection of state variables for delay test of identical functional unitsFull-text access may be available. Sign in or learn about subscription options.pp. 200-203
Papers
Frequency domain techniques for simulation of oscillatorsFull-text access may be available. Sign in or learn about subscription options.pp. 131-134
Papers
Extended complete switch as ideal system networkFull-text access may be available. Sign in or learn about subscription options.pp. 530-534
Papers
Hardware description language based on message passing and implicit pipeliningFull-text access may be available. Sign in or learn about subscription options.pp. 438-441
Papers
Schematic protection method from influence of total ionization dose effects on threshold voltage of MOS transistorsFull-text access may be available. Sign in or learn about subscription options.pp. 407-409
Papers
5V tolerant power clamps for mixed-voltage IC's in 65nm 2.5V salicided CMOS technologyFull-text access may be available. Sign in or learn about subscription options.pp. 434-437
Papers
Generalized faulty block model for automatic test pattern generationFull-text access may be available. Sign in or learn about subscription options.pp. 141-143
Papers
Image compression: Comparative analysis of basic algorithmsFull-text access may be available. Sign in or learn about subscription options.pp. 534-537
Papers
An algorithm of timing recovery for modem with M-ary alphabets APK-signalsFull-text access may be available. Sign in or learn about subscription options.pp. 230-235
Papers
Low cost error tolerant motion estimation for H.264/AVC standardFull-text access may be available. Sign in or learn about subscription options.pp. 461-465
Papers
FREP: A soft error resilient pipelined RISC architectureFull-text access may be available. Sign in or learn about subscription options.pp. 330-333
Papers
Algebra-logical repair method for FPGA logic blocksFull-text access may be available. Sign in or learn about subscription options.pp. 482-487
Papers
Optimization of sensitivity dominating parameters OA in selective IP blocksFull-text access may be available. Sign in or learn about subscription options.pp. 246-249
Papers
Technology for faulty blocks coverage by sparesFull-text access may be available. Sign in or learn about subscription options.pp. 473-478
Papers
FPGA FFT implementationFull-text access may be available. Sign in or learn about subscription options.pp. 183-185
Papers
Testing and verification of HDL-models for SoC componentsFull-text access may be available. Sign in or learn about subscription options.pp. 77-82
Papers
Performance investigation of antenna arrays by means of virtual instrumentsFull-text access may be available. Sign in or learn about subscription options.pp. 258-261
Papers
Level quantization effects in digital signal processing by discrete Fourier transform methodFull-text access may be available. Sign in or learn about subscription options.pp. 262-265
Papers
On-chip measurements of standard-cell propagation delayFull-text access may be available. Sign in or learn about subscription options.pp. 179-181
Papers
COMPAS — Advanced test compressorFull-text access may be available. Sign in or learn about subscription options.pp. 543-548
Papers
System in Package. Diagnosis and embedded repairFull-text access may be available. Sign in or learn about subscription options.pp. 468-472
Papers
Two-criterial DSSS synchronization method efficiency researchFull-text access may be available. Sign in or learn about subscription options.pp. 289-299
Papers
A digital implementation of multi-h CPM modemFull-text access may be available. Sign in or learn about subscription options.pp. 271-273
Papers
Architecture of queued-free crossbar for on-chip networksFull-text access may be available. Sign in or learn about subscription options.pp. 34-36
Papers
Security risks in hardware: Implementation and detection problemFull-text access may be available. Sign in or learn about subscription options.pp. 425-427
Papers
Verification of FPGA electronic designs for nuclear reactor trip systems: test- and invariant-based methodsFull-text access may be available. Sign in or learn about subscription options.pp. 92-97
Papers
Evolutionary approach to test generation of sequential digital circuits with multiple observation time strategyFull-text access may be available. Sign in or learn about subscription options.pp. 286-291
Papers
Development of the data-driven readout ASIC for microstrip detectorsFull-text access may be available. Sign in or learn about subscription options.pp. 374-375
Papers
Component architecture with runtime type definitionFull-text access may be available. Sign in or learn about subscription options.pp. 315-318
Papers
Quantization step dispersion of direct transformation ADCFull-text access may be available. Sign in or learn about subscription options.pp. 274-277
Papers
An entropic approach to diagnostic information compressionFull-text access may be available. Sign in or learn about subscription options.pp. 292-299
Papers
Vector logic analysis of associative matricesFull-text access may be available. Sign in or learn about subscription options.pp. 110-117
Papers
FPGA-based digital phase difference meterFull-text access may be available. Sign in or learn about subscription options.pp. 309
Papers
Cyber space evolutionFull-text access may be available. Sign in or learn about subscription options.pp. 208-214
Papers
Internal structure of software application for controlling devices via JTAG 1149 interfaceFull-text access may be available. Sign in or learn about subscription options.pp. 264-266
Papers
Path delay faults and ENFFull-text access may be available. Sign in or learn about subscription options.pp. 164-167
Papers
A process variation detection methodFull-text access may be available. Sign in or learn about subscription options.pp. 30-33
Papers
Stable current and voltage generation under process variationFull-text access may be available. Sign in or learn about subscription options.pp. 40-42
Papers
A technique of optimal built-in self-test circuitries generationFull-text access may be available. Sign in or learn about subscription options.pp. 145-148
Papers
Information optimization of distributed net of receivers of acoustic noise type signalsFull-text access may be available. Sign in or learn about subscription options.pp. 324-325
Papers
Cluster computing framework based on transparent parallelizing technologyFull-text access may be available. Sign in or learn about subscription options.pp. 339-342
Showing 100 out of 125