Default Cover Image

2019 IEEE/ACM 7th International Conference on Formal Methods in Software Engineering (FormaliSE)

May 27 2019 to May 27 2019

Montreal, QC, Canada

ISBN: 978-1-7281-3373-7

Table of Contents

[Title page i]Freely available from IEEE.pp. 1-1
[Title page iii]Freely available from IEEE.pp. 3-3
CopyrightFreely available from IEEE.pp. 4-4
Table of contentsFreely available from IEEE.pp. 5-6
Message from ICSE 2019 General ChairFreely available from IEEE.pp. 7-8
Message from the Chairs of FormaliSE 2019Freely available from IEEE.pp. 9-9
Program CommitteeFreely available from IEEE.pp. 10-10
SubreviewersFreely available from IEEE.pp. 11-11
Epistemic Model Checking of Distributed Commit Protocols with Byzantine FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 1-10
Rigorous Design and Deployment of IoT ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 11-20
Static Analysis for Worst-Case Battery UtilizationFull-text access may be available. Sign in or learn about subscription options.pp. 21-30
Clock Reduction in Timed Automata While Preserving Design ParametersFull-text access may be available. Sign in or learn about subscription options.pp. 31-40
Modular Synthesis of Verified Verifiers of Computation with STV AlgorithmsFull-text access may be available. Sign in or learn about subscription options.pp. 85-94
FASTEN: An Open Extensible Framework to Experiment with Formal Specification ApproachesFull-text access may be available. Sign in or learn about subscription options.pp. 41-50
Towards Sampling and Simulation-Based Analysis of Featured Weighted AutomataFull-text access may be available. Sign in or learn about subscription options.pp. 61-64
Verifying Channel Communication Correctness for a Multi-core Cooperatively Scheduled Runtime Using CSPFull-text access may be available. Sign in or learn about subscription options.pp. 65-74
A Generalized Program Verification Workflow Based on Loop Elimination and SA FormFull-text access may be available. Sign in or learn about subscription options.pp. 75-84
A Vision for Helping Developers Use APIs by Leveraging Temporal PatternsFull-text access may be available. Sign in or learn about subscription options.pp. 95-98
A Proof-Producing Translator for Verilog Development in HOLFull-text access may be available. Sign in or learn about subscription options.pp. 99-108
On the Formalization of Importance Measures Using HOL Theorem ProvingFull-text access may be available. Sign in or learn about subscription options.pp. 109-118
Author indexFreely available from IEEE.pp. 119-119
Showing 22 out of 22