Default Cover Image

2011 IEEE 17th International Symposium on High Performance Computer Architecture

Feb. 12 2011 to Feb. 16 2011

San Antonio, TX

Table of Contents

Papers
Table of contentsFreely available from IEEE.pp. iii-vii
Keynote address I: Programming the cloudFull-text access may be available. Sign in or learn about subscription options.pp. 1-1
Papers
Achieving uniform performance and maximizing throughput in the presence of heterogeneityFull-text access may be available. Sign in or learn about subscription options.pp. 3-14
Papers
Fg-STP: Fine-Grain Single Thread Partitioning on MulticoresFull-text access may be available. Sign in or learn about subscription options.pp. 15-24
Papers
Thread block compaction for efficient SIMT control flowFull-text access may be available. Sign in or learn about subscription options.pp. 25-36
Papers
Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processorsFull-text access may be available. Sign in or learn about subscription options.pp. 38-49
Papers
Relaxing non-volatility for fast and energy-efficient STT-RAM cachesFull-text access may be available. Sign in or learn about subscription options.pp. 50-61
Papers
Shared last-level TLBs for chip multiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 62-63
Papers
Bloom Filter Guided Transaction SchedulingFull-text access may be available. Sign in or learn about subscription options.pp. 75-86
Papers
Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanismFull-text access may be available. Sign in or learn about subscription options.pp. 87-98
Papers
HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessorFull-text access may be available. Sign in or learn about subscription options.pp. 99-110
Papers
MOPED: Orchestrating interprocess message data on CMPsFull-text access may be available. Sign in or learn about subscription options.pp. 111-120
Papers
Addressing system-level trimming issues in on-chip nanophotonic networksFull-text access may be available. Sign in or learn about subscription options.pp. 122-131
Papers
Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocolsFull-text access may be available. Sign in or learn about subscription options.pp. 132-143
Papers
CHIPPER: A low-complexity bufferless deflection routerFull-text access may be available. Sign in or learn about subscription options.pp. 144-155
Papers
Power shifting in Thrifty Interconnection NetworkFull-text access may be available. Sign in or learn about subscription options.pp. 156-167
Papers
Cuckoo directory: A scalable directory for many-core systemsFull-text access may be available. Sign in or learn about subscription options.pp. 169-180
Papers
Data-triggered threads: Eliminating redundant computationFull-text access may be available. Sign in or learn about subscription options.pp. 181-192
Papers
Fast thread migration via cache working set predictionFull-text access may be available. Sign in or learn about subscription options.pp. 193-204
Papers
SolarCore: Solar energy driven multi-core architecture power managementFull-text access may be available. Sign in or learn about subscription options.pp. 205-216
Papers
Keynote address II: How's the parallel computing revolution going?Full-text access may be available. Sign in or learn about subscription options.pp. 217
Papers
CloudCache: Expanding and shrinking private cachesFull-text access may be available. Sign in or learn about subscription options.pp. 219-230
Papers
MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchyFull-text access may be available. Sign in or learn about subscription options.pp. 231-242
Papers
NUcache: An efficient multicore cache organization based on Next-Use distanceFull-text access may be available. Sign in or learn about subscription options.pp. 243-253
Papers
A new server I/O architecture for high speed networksFull-text access may be available. Sign in or learn about subscription options.pp. 255-265
Papers
Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processingFull-text access may be available. Sign in or learn about subscription options.pp. 266-277
Papers
I-CASH: Intelligently Coupled Array of SSD and HDDFull-text access may be available. Sign in or learn about subscription options.pp. 278-289
Papers
A case for guarded power gating for multi-core processorsFull-text access may be available. Sign in or learn about subscription options.pp. 291-300
Papers
Beyond block I/O: Rethinking traditional storage primitivesFull-text access may be available. Sign in or learn about subscription options.pp. 301-311
Papers
Efficient data streaming with on-chip accelerators: Opportunities and challengesFull-text access may be available. Sign in or learn about subscription options.pp. 312-320
Papers
Calvin: Deterministic or not? Free will to chooseFull-text access may be available. Sign in or learn about subscription options.pp. 333-334
Papers
Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory systemFull-text access may be available. Sign in or learn about subscription options.pp. 345-356
Papers
Offline symbolic analysis to infer Total Store OrderFull-text access may be available. Sign in or learn about subscription options.pp. 357-358
Papers
Safe and efficient supervised memory systemsFull-text access may be available. Sign in or learn about subscription options.pp. 369-380
Papers
A quantitative performance analysis model for GPU architecturesFull-text access may be available. Sign in or learn about subscription options.pp. 382-393
Papers
Abstraction and microarchitecture scaling in early-stage power modelingFull-text access may be available. Sign in or learn about subscription options.pp. 394-405
Papers
HAsim: FPGA-based high-detail multicore simulation using time-division multiplexingFull-text access may be available. Sign in or learn about subscription options.pp. 406-417
Papers
Checked Load: Architectural support for JavaScript type-checking on mobile processorsFull-text access may be available. Sign in or learn about subscription options.pp. 419-430
Papers
Exploiting criticality to reduce bottlenecks in distributed uniprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 431-442
Papers
Storage free confidence estimation for the TAGE branch predictorFull-text access may be available. Sign in or learn about subscription options.pp. 443-454
Papers
Architectural framework for supporting operating system survivabilityFull-text access may be available. Sign in or learn about subscription options.pp. 456-465
Papers
Practical and secure PCM systems by online detection of malicious write streamsFull-text access may be available. Sign in or learn about subscription options.pp. 478-489
Papers
Efficient complex operators for irregular codesFull-text access may be available. Sign in or learn about subscription options.pp. 491-502
Papers
Dynamically Specialized Datapaths for energy efficient computingFull-text access may be available. Sign in or learn about subscription options.pp. 503-514
Papers
Hardware/software techniques for DRAM thermal managementFull-text access may be available. Sign in or learn about subscription options.pp. 515-525
Papers
ACCESS: Smart scheduling for asymmetric cache CMPsFull-text access may be available. Sign in or learn about subscription options.pp. 527-538
Papers
Archipelago: A polymorphic cache design for enabling robust near-threshold operationFull-text access may be available. Sign in or learn about subscription options.pp. 539-550
Papers
Author indexFreely available from IEEE.pp. 551-553
Showing 50 out of 50