1. Home
  2. Proceedings
  3. HPCA
  4. HPCA 2017
Default Cover Image

2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

Feb. 4 2017 to Feb. 8 2017

Austin, TX

Table of Contents

Towards Pervasive and User Satisfactory CNN across GPU MicroarchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 1-12
by Mingcong Song, Yang Hu, Huixiang Chen, Tao Li
Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth SourcesFull-text access may be available. Sign in or learn about subscription options.pp. 13-24
by Jayesh Gaur, Mainak Chaudhuri, Pradeep Ramachandran, Sreenivas Subramoney
NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 25-36
by Mohammad Alian, Ahmed H. M. O. Abulila, Lokesh Jindal, Daehoon Kim, Nam Sung Kim
Supporting Address Translation for Accelerator-Centric ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 37-48
by Yuchen Hao, Zhenman Fang, Glenn Reinman, Jason Cong
Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation TechniquesFull-text access may be available. Sign in or learn about subscription options.pp. 49-60
by Yu Cai, Saugata Ghose, Yixin Luo, Ken Mai, Onur Mutlu, Erich F. Haratsch
Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 61-72
by Sanguhn Cha, O. Seongil, Hyunsung Shin, Sangjoon Hwang, Kwangil Park, Seong Jin Jang, Joo Sun Choi, Gyo Young Jin, Young Hoon Son, Hyunyoon Cho, Jung Ho Ahn, Nam Sung Kim
Architecting an Energy-Efficient DRAM System for GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 73-84
by Niladrish Chatterjee, Mike O’Connor, Donghyuk Lee, Daniel R. Johnson, Stephen W. Keckler, Minsoo Rhu, William J. Dally
Design and Analysis of an APU for Exascale ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 85-96
by Thiruvengadam Vijayaraghavan, Yasuko Eckert, Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski, Bradford M. Beckmann, William C. Brantley, Joseph L. Greathouse, Wei Huang, Arun Karunanithi, Onur Kayiran, Mitesh Meswani, Indrani Paul, Matthew Poremba, Steven Raasch, Steven K. Reinhardt, Greg Sadowski, Vilas Sridharan
BRAVO: Balanced Reliability-Aware Voltage OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 97-108
by Karthik Swaminathan, Nandhini Chandramoorthy, Chen-Yong Cher, Ramon Bertran, Alper Buyuktosunoglu, Pradip Bose
Maximizing Cache Performance Under UncertaintyFull-text access may be available. Sign in or learn about subscription options.pp. 109-120
by Nathan Beckmann, Daniel Sanchez
SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware SupportFull-text access may be available. Sign in or learn about subscription options.pp. 121-132
by Xiaodong Wang, Shuang Chen, Jeff Setter, José F. Martínez
A Split Cache Hierarchy for Enabling Data-Oriented OptimizationsFull-text access may be available. Sign in or learn about subscription options.pp. 133-144
by Andreas Sembrant, Erik Hagersten, David Black-Schaffer
Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse DistanceFull-text access may be available. Sign in or learn about subscription options.pp. 145-156
by Rafael K. V. Maeda, Qiong Cai, Jiang Xu, Zhe Wang, Zhongyuan Tian
Enabling Effective Module-Oblivious Power Gating for Embedded ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 157-168
by Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, John Sartori
Application-Specific Performance-Aware Energy Optimization on Android Mobile DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 169-180
by Karthik Rao, Jun Wang, Sudhakar Yalamanchili, Yorai Wardi, Handong Ye
Fast Decentralized Power Capping for Server ClustersFull-text access may be available. Sign in or learn about subscription options.pp. 181-192
by Reza Azimi, Masoud Badiei, Xin Zhan, Na Li, Sherief Reda
Random Folded Clos Topologies for Datacenter NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 193-204
by Cristóbal Camarero, Carmen Martínez, Ramón Beivide
Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence TrackingFull-text access may be available. Sign in or learn about subscription options.pp. 205-216
by Sudhanshu Shukla, Mainak Chaudhuri
Partial Row Activation for Low-Power DRAM SystemFull-text access may be available. Sign in or learn about subscription options.pp. 217-228
by Yebin Lee, Hyeonggyu Kim, Seokin Hong, Soontae Kim
Understanding and Optimizing Power Consumption in Memory NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 229-240
by Xun Jian, Pavan Kumar Hanumolu, Rakesh Kumar
SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM StudiesFull-text access may be available. Sign in or learn about subscription options.pp. 241-252
by Hasan Hassan, Nandita Vijaykumar, Samira Khan, Saugata Ghose, Kevin Chang, Gennady Pekhimenko, Donghyuk Lee, Oguz Ergin, Onur Mutlu
Static Bubble: A Framework for Deadlock-Free Irregular On-chip TopologiesFull-text access may be available. Sign in or learn about subscription options.pp. 253-264
by Aniruddh Ramrakhyani, Tushar Krishna
Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical LinksFull-text access may be available. Sign in or learn about subscription options.pp. 265-276
by Sebastian Werner, Javier Navaridas, Mikel Luján
Near-Ideal Networks-on-Chip for ServersFull-text access may be available. Sign in or learn about subscription options.pp. 277-288
by Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad
Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 289-300
by Paolo Grani, Roberto Proietti, Venkatesh Akella, S. J. Ben Yoo
Secure Dynamic Memory Scheduling Against Timing Channel AttacksFull-text access may be available. Sign in or learn about subscription options.pp. 301-312
by Yao Wang, Benjamin Wu, G. Edward Suh
Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 313-324
by Salessawi Ferede Yitbarek, Misiker Tadesse Aga, Reetuparna Das, Todd Austin
Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server SettingsFull-text access may be available. Sign in or learn about subscription options.pp. 325-336
by Rujia Wang, Youtao Zhang, Jun Yang
Camouflage: Memory Traffic Shaping to Mitigate Timing AttacksFull-text access may be available. Sign in or learn about subscription options.pp. 337-348
by Yanqi Zhou, Sameer Wagh, Prateek Mittal, David Wentzlaff
SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory OrganizationFull-text access may be available. Sign in or learn about subscription options.pp. 349-360
by Jee Ho Ryoo, Mitesh R. Meswani, Andreas Prodromou, Lizy K. John
ATOM: Atomic Durability in Non-volatile Memory through Hardware LoggingFull-text access may be available. Sign in or learn about subscription options.pp. 361-372
by Arpit Joshi, Vijay Nagarajan, Stratis Viglas, Marcelo Cintra
KAML: A Flexible, High-Performance Key-Value SSDFull-text access may be available. Sign in or learn about subscription options.pp. 373-384
by Yanqin Jin, Hung-Wei Tseng, Yannis Papakonstantinou, Steven Swanson
Balancing Performance and Lifetime of MLC PCM by Using a Region Retention MonitorFull-text access may be available. Sign in or learn about subscription options.pp. 385-396
by Mingzhe Zhang, Lunkai Zhang, Lei Jiang, Zhiyong Liu, Frederic T. Chong
Reliability-Aware Scheduling on Heterogeneous Multicore ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 397-408
by Ajeya Naithani, Stijn Eyerman, Lieven Eeckhout
Hipster: Hybrid Task Manager for Latency-Critical Cloud WorkloadsFull-text access may be available. Sign in or learn about subscription options.pp. 409-420
by Rajiv Nishtala, Paul Carpenter, Vinicius Petrucci, Xavier Martorell
Cooper: Task Colocation with Cooperative GamesFull-text access may be available. Sign in or learn about subscription options.pp. 421-432
by Qiuyun Llull, Songchun Fan, Seyed Majid Zahedi, Benjamin C. Lee
MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level MemoriesFull-text access may be available. Sign in or learn about subscription options.pp. 433-444
by Andreas Prodromou, Mitesh Meswani, Nuwan Jayasena, Gabriel Loh, Dean M. Tullsen
Exploring Hyperdimensional Associative MemoryFull-text access may be available. Sign in or learn about subscription options.pp. 445-456
by Mohsen Imani, Abbas Rahimi, Deqian Kong, Tajana Rosing, Jan M. Rabaey
GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing FrameworksFull-text access may be available. Sign in or learn about subscription options.pp. 457-468
by Lifeng Nai, Ramyad Hadidi, Jaewoong Sim, Hyojong Kim, Pranith Kumar, Hyesoon Kim
High-Bandwidth Low-Latency Approximate Interconnection NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 469-480
by Daichi Fujiki, Kiyo Ishii, Ikki Fujiwara, Hiroki Matsutani, Hideharu Amano, Henri Casanova, Michihiro Koibuchi
Compute CachesFull-text access may be available. Sign in or learn about subscription options.pp. 481-492
by Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, Reetuparna Das
Boomerang: A Metadata-Free Architecture for Control Flow DeliveryFull-text access may be available. Sign in or learn about subscription options.pp. 493-504
by Rakesh Kumar, Cheng-Chieh Huang, Boris Grot, Vijay Nagarajan
PABST: Proportionally Allocated Bandwidth at the Source and TargetFull-text access may be available. Sign in or learn about subscription options.pp. 505-516
by Derek R. Hower, Harold W. Cain, Carl A. Waldspurger
SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM MicroarchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 517-528
by Yuhwan Ro, Hyunyoon Cho, Eojin Lee, Daejin Jung, Young Hoon Son, Jung Ho Ahn, Jae W. Lee
Transparent and Efficient CFI Enforcement with Intel Processor TraceFull-text access may be available. Sign in or learn about subscription options.pp. 529-540
by Yutao Liu, Peitao Shi, Xinran Wang, Haibo Chen, Binyu Zang, Haibing Guan
PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep LearningFull-text access may be available. Sign in or learn about subscription options.pp. 541-552
by Linghao Song, Xuehai Qian, Hai Li, Yiran Chen
FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 553-564
by Wenyan Lu, Guihai Yan, Jiajun Li, Shijun Gong, Yinhe Han, Xiaowei Li
Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole ProgramsFull-text access may be available. Sign in or learn about subscription options.pp. 565-576
by Snehasish Kumar, Nick Sumner, Vijayalakshmi Srinivasan, Steve Margerm, Arrvindh Shriraman
Radiation-Induced Error Criticality in Modern HPC Parallel AcceleratorsFull-text access may be available. Sign in or learn about subscription options.pp. 577-588
by Daniel Alfonso Goncalves De Oliveira, Laercio Lima Pilla, Mauricio Hanzich, Vinicius Fratin, Fernando Fernandes, Caio Lunardi, José María Cela, Philippe Olivier Alexandre Navaux, Luigi Carro, Paolo Rech
Pilot Register File: Energy Efficient Partitioned Register File for GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 589-600
by Mohammad Abdel-Majeed, Alireza Shafaei, Hyeran Jeon, Massoud Pedram, Murali Annavaram
G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 601-612
by Zhenhong Liu, Syed Gilani, Murali Annavaram, Nam Sung Kim
Dynamic GPGPU Power Management Using Adaptive Model Predictive ControlFull-text access may be available. Sign in or learn about subscription options.pp. 613-624
by Abhinandan Majumdar, Leonardo Piga, Indrani Paul, Joseph L. Greathouse, Wei Huang, David H. Albonesi
Efficient Sequential Consistency in GPUs via Relativistic Cache CoherenceFull-text access may be available. Sign in or learn about subscription options.pp. 625-636
by Xiaowei Ren, Mieszko Lis
Processing-in-Memory Enabled Graphics Processors for 3D RenderingFull-text access may be available. Sign in or learn about subscription options.pp. 637-648
by Chenhao Xie, Shuaiwen Leon Song, Jing Wang, Weigong Zhang, Xin Fu
Controlled Kernel Launch for Dynamic Parallelism in GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 649-660
by Xulong Tang, Ashutosh Pattnaik, Huaipan Jiang, Onur Kayiran, Adwait Jog, Sreepathi Pai, Mohamed Ibrahim, Mahmut T. Kandemir, Chita R. Das
Showing 55 out of 55