Default Cover Image

(IEEE ISPASS) IEEE International Symposium on Performance Analysis of Systems and Software

Apr. 10 2011 to Apr. 12 2011

Austin, TX USA

ISBN: 978-1-61284-367-4

Table of Contents

Papers
Message from the general chairFreely available from IEEE.pp. iii-vi
Papers
Front matterFreely available from IEEE.pp. i-ii
Papers
Table of contentsFreely available from IEEE.pp. vii-x
Papers
Characterization and dynamic mitigation of intra-application cache interferenceFull-text access may be available. Sign in or learn about subscription options.pp. 2-11
Papers
A semi-preemptive garbage collector for solid state drivesFull-text access may be available. Sign in or learn about subscription options.pp. 12-21
Papers
PRISM: Zooming in persistent RAM storage behaviorFull-text access may be available. Sign in or learn about subscription options.pp. 22-31
Papers
Minimizing interference through application mapping in multi-level buffer cachesFull-text access may be available. Sign in or learn about subscription options.pp. 44-55
Papers
Memory access pattern-aware DRAM performance model for multi-core systemsFull-text access may be available. Sign in or learn about subscription options.pp. 66-75
Papers
Characterizing multi-threaded applications based on shared-resource contentionFull-text access may be available. Sign in or learn about subscription options.pp. 76-86
Papers
Trace-driven simulation of multithreaded applicationsFull-text access may be available. Sign in or learn about subscription options.pp. 87-96
Papers
Efficient memory tracing by program skeletonizationFull-text access may be available. Sign in or learn about subscription options.pp. 97-106
Papers
Portable trace compression through instruction interpretationFull-text access may be available. Sign in or learn about subscription options.pp. 107-116
Papers
Finding cool code: An analysis of source-level causes of temperature effectsFull-text access may be available. Sign in or learn about subscription options.pp. 117-118
Papers
A reconfigurable simulator for large-scale heterogeneous multicore architecturesFull-text access may be available. Sign in or learn about subscription options.pp. 119-120
Papers
Towards a scalable data center-level evaluation methodologyFull-text access may be available. Sign in or learn about subscription options.pp. 121-122
Papers
Storage I/O generation and replay for datacenter applicationsFull-text access may be available. Sign in or learn about subscription options.pp. 123-124
Papers
VMAD: A virtual machine for advanced dynamic analysis of programsFull-text access may be available. Sign in or learn about subscription options.pp. 125-126
Papers
A comparative benchmarking of the FFT on Fermi and Evergreen GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 127-128
Papers
Supply voltage emulation platform for DVFS voltage drop compensation explorationsFull-text access may be available. Sign in or learn about subscription options.pp. 129-130
Papers
Performance characterization of mobile-class nodes: Why fewer bits is betterFull-text access may be available. Sign in or learn about subscription options.pp. 131-132
Papers
Where is the data? Why you cannot debate CPU vs. GPU performance without the answerFull-text access may be available. Sign in or learn about subscription options.pp. 134-144
Papers
Accelerating search and recognition workloads with SSE 4.2 string and text processing instructionsFull-text access may be available. Sign in or learn about subscription options.pp. 145-153
Papers
A comprehensive analysis and parallelization of an image retrieval algorithmFull-text access may be available. Sign in or learn about subscription options.pp. 154-164
Papers
Performance evaluation of adaptivity in software transactional memoryFull-text access may be available. Sign in or learn about subscription options.pp. 165-174
Papers
Scalable, accurate multicore simulation in the 1000-core eraFull-text access may be available. Sign in or learn about subscription options.pp. 175-185
Papers
A single-specification principle for functional-to-timing simulator interface designFull-text access may be available. Sign in or learn about subscription options.pp. 186-196
WiLIS: Architectural modeling of wireless systemsFull-text access may be available. Sign in or learn about subscription options.pp. 197-206
Papers
Detecting race conditions in asynchronous DMA operations with full system simulationFull-text access may be available. Sign in or learn about subscription options.pp. 207-215
Papers
Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardwareFull-text access may be available. Sign in or learn about subscription options.pp. 216-226
Papers
Power signature analysis of the SPECpower_ssj2008 benchmarkFull-text access may be available. Sign in or learn about subscription options.pp. 227-236
Papers
Analyzing throughput of GPGPUs exploiting within-die core-to-core frequency variationFull-text access may be available. Sign in or learn about subscription options.pp. 237-246
Papers
Universal rules guided design parameter selection for soft error resilient processorsFull-text access may be available. Sign in or learn about subscription options.pp. 247-256
Papers
A dynamic energy management scheme for multi-tier data centersFull-text access may be available. Sign in or learn about subscription options.pp. 257-266
Papers
Author indexFreely available from IEEE.pp. 267-268
Showing 38 out of 38