Default Cover Image

Sixth ACM and IEEE International Conference on Formal Methods and Models for Co-design, MEMOCODE '08

June 5 2008 to June 7 2008

Anaheim, CA

Table of Contents

[Commentary]Freely available from IEEE.
Contributor listingsFreely available from IEEE.
Table of contentsFreely available from IEEE.
Breaker Pages: Keynote Talk IFreely available from IEEE.
Programming Multicores with Kahn Process Networks; a Smart Choice?Full-text access may be available. Sign in or learn about subscription options.
Arithmetic Circuits Verification without Looking for Internal EquivalencesFull-text access may be available. Sign in or learn about subscription options.
From Data to Events: Checking Properties on the Control of a SystemFull-text access may be available. Sign in or learn about subscription options.
Vacuity Analysis by Fault SimulationFull-text access may be available. Sign in or learn about subscription options.
Rule-Based Approaches for Equivalence Checking of SpecC ProgramsFull-text access may be available. Sign in or learn about subscription options.
Static Deadlock Detection for the SHIM Concurrent LanguageFull-text access may be available. Sign in or learn about subscription options.
A Comparison of Two SystemC/TLM Semantics for Formal VerificationFull-text access may be available. Sign in or learn about subscription options.
Poster session [breaker pages]Freely available from IEEE.
Latency-Insensitive Hardware/Software InterfacesFull-text access may be available. Sign in or learn about subscription options.
Bisimulator 2.0: An On-the-Fly Equivalence Checker based on Boolean Equation SystemsFull-text access may be available. Sign in or learn about subscription options.
Assertion-Based Design with HorusFull-text access may be available. Sign in or learn about subscription options.
Directed-Logical Testing for Functional Verification of MicroprocessorsFull-text access may be available. Sign in or learn about subscription options.
Estimating the Performance of Cache Replacement PoliciesFull-text access may be available. Sign in or learn about subscription options.
Breaker Pages: Keynote Talk IIFreely available from IEEE.
Infinite State Model Checking with Arithmetic ConstraintsFull-text access may be available. Sign in or learn about subscription options.
Session V: Models of ComputationFreely available from IEEE.
Virtual prototyping AADL architectures in a polychronous model of computationFull-text access may be available. Sign in or learn about subscription options.
MEMOCODE 2008 Co-Design ContestFull-text access may be available. Sign in or learn about subscription options.
High-throughput Pipelined MergesortFull-text access may be available. Sign in or learn about subscription options.
Hardware Accelerated Crypto Merge Sort: MEMOCODE 2008 Design ContestFull-text access may be available. Sign in or learn about subscription options.
H.264 Decoder: A Case Study in Multiple Design PointsFull-text access may be available. Sign in or learn about subscription options.
Correctness of a Fault-Tolerant Real-Time Scheduler and its Hardware ImplementationFull-text access may be available. Sign in or learn about subscription options.
Breaker Pages - Panel IFreely available from IEEE.
Breaker Pages - Tutorial IFreely available from IEEE.
Hands-on Introduction to Bluespec System Verilog (BSV)Full-text access may be available. Sign in or learn about subscription options.
Author indexFreely available from IEEE.
Showing 42 out of 42