Join Us
Sign In
My Subscriptions
Magazines
Journals
Video Library
Conference Proceedings
Individual CSDL Subscriptions
Institutional CSDL Subscriptions
Resources
Career Center
Tech News
Resource Center
Press Room
Advertising
Librarian Resources
IEEE.org
Help
About Us
Career Center
Cart
Create Account
Sign In
Toggle navigation
My Subscriptions
Browse Content
Resources
All
Home
Proceedings
MEMCOD
MEMCOD 2008
Generate Citations
Sixth ACM and IEEE International Conference on Formal Methods and Models for Co-design, MEMOCODE '08
June 5 2008 to June 7 2008
Anaheim, CA
Table of Contents
[Title page - 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design]
Freely available from IEEE.
Copyright statement [2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design]
Freely available from IEEE.
[Commentary]
Freely available from IEEE.
Contributor listings
Freely available from IEEE.
Table of contents
Freely available from IEEE.
Breaker Pages: Keynote Talk I
Freely available from IEEE.
Programming Multicores with Kahn Process Networks; a Smart Choice?
Full-text access may be available. Sign in or learn about subscription options.
by
Bart Kienhuis
Breaker Pages - Session I: Formal Verification
Freely available from IEEE.
Arithmetic Circuits Verification without Looking for Internal Equivalences
Full-text access may be available. Sign in or learn about subscription options.
by
O. Sarbishei
,
B. Alizadeh
,
Masahiro Fujita
From Data to Events: Checking Properties on the Control of a System
Full-text access may be available. Sign in or learn about subscription options.
by
Christophe Jacquet
,
Frederic Boulanger
,
Dominique Marcadet
Vacuity Analysis by Fault Simulation
Full-text access may be available. Sign in or learn about subscription options.
by
Luigi di Guglielmo
,
Franco Fummi
,
Graziano Pravadelli
Breaker Pages - Session II: Semantics of System Description Languages
Freely available from IEEE.
Rule-Based Approaches for Equivalence Checking of SpecC Programs
Full-text access may be available. Sign in or learn about subscription options.
by
Subash Shankar
,
Masahiro Fujita
Static Deadlock Detection for the SHIM Concurrent Language
Full-text access may be available. Sign in or learn about subscription options.
by
Nalini Vasudevan
,
Stephen A. Edwards
A Comparison of Two SystemC/TLM Semantics for Formal Verification
Full-text access may be available. Sign in or learn about subscription options.
by
Claude Helmstetter
,
Olivier Ponsini
Poster session [breaker pages]
Freely available from IEEE.
Latency-Insensitive Hardware/Software Interfaces
Full-text access may be available. Sign in or learn about subscription options.
by
Greg Hoover
,
Forrest Brewer
,
Chris Gill
Bisimulator 2.0: An On-the-Fly Equivalence Checker based on Boolean Equation Systems
Full-text access may be available. Sign in or learn about subscription options.
by
Radu Mateescu
,
Emilie Oudot
Assertion-Based Design with Horus
Full-text access may be available. Sign in or learn about subscription options.
by
Yann Oddos
,
Katell Morin-Allory
,
Dominique Borrione
Breaker Pages - Session IV: Tools and Techniques for Processor Design
Freely available from IEEE.
A System Verilog Rewriting System for RTL Abstraction with Pentium Case Study
Full-text access may be available. Sign in or learn about subscription options.
by
Steve Haynal
,
Timothy Kam
,
Michael Kishinevsky
,
Emily Shriver
,
Xinning Wang
Directed-Logical Testing for Functional Verification of Microprocessors
Full-text access may be available. Sign in or learn about subscription options.
by
Michael Katelman
,
Jose Meseguer
,
Santiago Escobar
Estimating the Performance of Cache Replacement Policies
Full-text access may be available. Sign in or learn about subscription options.
by
Daniel Grund
,
Jan Reineke
Breaker Pages: Keynote Talk II
Freely available from IEEE.
Infinite State Model Checking with Arithmetic Constraints
Full-text access may be available. Sign in or learn about subscription options.
by
Tevfik Bultan
Session V: Models of Computation
Freely available from IEEE.
Classification of General Data Flow Actors into Known Models of Computation
Full-text access may be available. Sign in or learn about subscription options.
by
Christian Zebelein
,
Joachim Falk
,
Christian Haubelt
,
Jurgen Teich
On the Deterministic Multi-threaded Software Synthesis from Polychronous Specifications
Full-text access may be available. Sign in or learn about subscription options.
by
Bijoy A. Jose
,
Sandeep K. Shukla
,
Hiren D. Patel
,
Jean-Pierre Talpin
Virtual prototyping AADL architectures in a polychronous model of computation
Full-text access may be available. Sign in or learn about subscription options.
by
Yue Ma
,
Jean-Pierre Talpin
,
Thierry Gautier
Breaker Pages - Session VI: Co-Design Contest
Freely available from IEEE.
MEMOCODE 2008 Co-Design Contest
Full-text access may be available. Sign in or learn about subscription options.
by
Patrick Schaumont
,
Krste Asanovic
,
James C. Hoe
High-throughput Pipelined Mergesort
Full-text access may be available. Sign in or learn about subscription options.
by
Kermin Fleming
,
Myron King
,
Man Cheuk Ng
,
Asif Khan
,
Muralidaran Vijayaraghavan
Hardware Accelerated Crypto Merge Sort: MEMOCODE 2008 Design Contest
Full-text access may be available. Sign in or learn about subscription options.
by
VJ Sananda
Breaker Pages - Session VII: Design Case Studies
Freely available from IEEE.
H.264 Decoder: A Case Study in Multiple Design Points
Full-text access may be available. Sign in or learn about subscription options.
by
Kermin Fleming
,
Chun-Chieh Lin
,
Nirav Dave
,
Arvind
,
Gopal Raghavan
,
Jamey Hicks
Correctness of a Fault-Tolerant Real-Time Scheduler and its Hardware Implementation
Full-text access may be available. Sign in or learn about subscription options.
by
Eyad Alkassar
,
Peter Bohm
,
Steffen Knapp
Specification and Verification of LambdaRAM- A Wide-area Distributed Cache for High Performance Computing
Full-text access may be available. Sign in or learn about subscription options.
by
Venkatram Vishwanath
,
Lenore D. Zuck
,
Jason Leigh
Breaker Pages - Panel I
Freely available from IEEE.
Breaker Pages - Panel: Methodologies for On-Chip Communication Design: Trends and Challenges
Freely available from IEEE.
Breaker Pages - Tutorial I
Freely available from IEEE.
Hands-on Introduction to Bluespec System Verilog (BSV)
Full-text access may be available. Sign in or learn about subscription options.
by
Arvind
,
Rishiyur Nikhil
Author index
Freely available from IEEE.
Showing 42 out of 42