Default Cover Image

Formal Methods and Models for Co-Design, ACM/IEEE International Conference on

May 30 2007 to June 2 2007

Nice, France

ISBN: 1-4244-1050-9

Table of Contents

Papers
Copyright pageFreely available from IEEE.pp. ii
Papers
Table of ContentsFreely available from IEEE.pp. iii-iv
Papers
Message from the ChairsFreely available from IEEE.pp. v
Papers
Organizers and Program Committee MembersFreely available from IEEE.pp. vi
Papers
External ReviewersFreely available from IEEE.pp. vi
Papers
Breaker pagesFreely available from IEEE.pp. nil1
Papers
McCharts and Multiclock FSMs for modeling large scale systemsFull-text access may be available. Sign in or learn about subscription options.pp. 3-12
Papers
Breaker pagesFreely available from IEEE.pp. nil2
Papers
Formal verification of an optimizing compilerFull-text access may be available. Sign in or learn about subscription options.pp. 25
Papers
Breaker pagesFreely available from IEEE.pp. nil3
Papers
Computing Invariants for Parameter AbstractionFull-text access may be available. Sign in or learn about subscription options.pp. 29-38
Papers
Executable Analysis using Abstract Interpretation with Circular Linear ProgressionsFull-text access may be available. Sign in or learn about subscription options.pp. 39-48
Papers
Breaker pagesFreely available from IEEE.pp. nil4
Papers
Scheduling as Rule CompositionFull-text access may be available. Sign in or learn about subscription options.pp. 51-60
Papers
Type Inference for IP CompositionFull-text access may be available. Sign in or learn about subscription options.pp. 61-70
Papers
Breaker pagesFreely available from IEEE.pp. nil5
Papers
Local Causal Reasoning of a Safety-Critical Subway SystemFull-text access may be available. Sign in or learn about subscription options.pp. 83-84
Papers
Multi-Level Assertion-Based DesignFull-text access may be available. Sign in or learn about subscription options.pp. 85-86
Papers
Extended Architecture Analysis Description Language for Software Product Line Approach in Embedded SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 87-88
Papers
Breaker pagesFreely available from IEEE.pp. nil6
Papers
MEMOCODE 2007 Co-Design ContestFull-text access may be available. Sign in or learn about subscription options.pp. 91-94
Papers
VT Matrix Multiply Design for MEMOCODE '07Full-text access may be available. Sign in or learn about subscription options.pp. 95-96
Papers
Hardware Acceleration of Matrix Multiplication on a Xilinx FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 97-100
Papers
Breaker pagesFreely available from IEEE.pp. nil7
Papers
Towards a Unified Execution Model for Transactions in TLMFull-text access may be available. Sign in or learn about subscription options.pp. 103-112
Papers
Towards Equivalence Checking Between TLM and RTL ModelsFull-text access may be available. Sign in or learn about subscription options.pp. 113-122
Papers
Verification Driven Formal Architecture and Microarchitecture ModelingFull-text access may be available. Sign in or learn about subscription options.pp. 123-132
Papers
Breaker pagesFreely available from IEEE.pp. nil8
Papers
Proving What Programs Do NotFull-text access may be available. Sign in or learn about subscription options.pp. 135
Papers
Breaker pagesFreely available from IEEE.pp. nil9
Papers
Software/Hardware Engineering with the Parallel Object-Oriented Specification LanguageFull-text access may be available. Sign in or learn about subscription options.pp. 139-148
Papers
One-dimensional Search Algorithms for Hardware/Software PartitioningFull-text access may be available. Sign in or learn about subscription options.pp. 149-158
Papers
A Methodology for Automating Co-Scheduling for Reconfigurable Computing SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 159-168
Papers
Breaker pagesFreely available from IEEE.pp. nil10
Papers
Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer ProtocolsFull-text access may be available. Sign in or learn about subscription options.pp. 171-180
Papers
Combining Multi-Valued Logics in SAT-based ATPG for Path Delay FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 181-187
Papers
Easier and More Informative Vacuity ChecksFull-text access may be available. Sign in or learn about subscription options.pp. 189-198
Papers
Breaker pagesFreely available from IEEE.pp. nil11
Papers
Bringing Hardware and Software Closer Together with Termination AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 201
Papers
Author IndexFreely available from IEEE.pp. 203
Showing 43 out of 43