1. Home
  2. Proceedings
  3. MICRO
  4. MICRO 1996
Default Cover Image

Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29

Dec. 2 1996 to Dec. 4 1996

Paris, FRANCE

ISSN: 1072-4451

ISBN: 0-8186-7641-8

Table of Contents

IEEE/ACM International Symposium on Microarchitecture Micro-29Freely available from IEEE.pp. iii,iv,v,vi,vii
PrefaceFreely available from IEEE.pp. viii
Program and Steering CommitteeFreely available from IEEE.pp. ix
RefereesFreely available from IEEE.pp. xi
Session 1
A persistent rescheduled-page cache for low overhead object code compatibility in VLIW architecturesFull-text access may be available. Sign in or learn about subscription options.pp. 4
by T.M. Conte, S.W. Sathaye, S. Banerjia
Session 1
Integrating a misprediction recovery cache (MRC) into a superscalar pipelineFull-text access may be available. Sign in or learn about subscription options.pp. 14
by J.O. Bondi, A.K. Nanda, S. Dutta
Session 1
Trace Cache: a Low Latency Approach to High Bandwidth Instruction FetchingFull-text access may be available. Sign in or learn about subscription options.pp. 24
by Eric Rotenberg, Jim Smith, Steve Bennett
Session 2
Accurate and Practical Profile-Driven Compilation Using the Profile BufferFull-text access may be available. Sign in or learn about subscription options.pp. 36
by Thomas M. Conte, Kishore N. Menezes, Mary Ann Hirsch
Session 2
Efficient Path ProfilingFull-text access may be available. Sign in or learn about subscription options.pp. 46
by Thomas Ball, James R. Larus
Session 2
Profile-driven instruction level parallel scheduling with application to super blocksFull-text access may be available. Sign in or learn about subscription options.pp. 58
by C. Chekuri, R. Johnson, R. Motwani, B. Natarajan, B.R. Rau, M. Schlansker
Session 3
Speculative Hedge: Regulating Compile-Time Speculation Against Profile VariationsFull-text access may be available. Sign in or learn about subscription options.pp. 70
by Brian L. Deitrich, Wen-mei W. Hwu
Session 3
Hot Cold Optimization of Large Windows/NT ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 80
by Robert Cohn, P. Geoffrey Lowney
Session 3
Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary ResultsFull-text access may be available. Sign in or learn about subscription options.pp. 90
by Cheng-Hsueh A. Hsieh, John C. Gyllenhaal, Wen-mei W. Hwu
Session 4
Analysis techniques for predicated codeFull-text access may be available. Sign in or learn about subscription options.pp. 100
by R. Johnson, M. Schlansker
Session 4
Global Predicate Analysis and its Application to Register AllocationFull-text access may be available. Sign in or learn about subscription options.pp. 114
by David M. Gillies, Dz-ching Roy Ju, Richard Johnson, Michael Schlansker
Proceedings Third IEEE Workshop on Applications of Computer Vision. WACV'96Freely available from IEEE.pp. 349-349
Session 4
Modulo Scheduling of Loops in Control-Intensive Non-Numeric ProgramsFull-text access may be available. Sign in or learn about subscription options.pp. 126
by Daniel M. Lavery, Wen-mei W. Hwu
Session 5
Assigning confidence to conditional branch predictionsFull-text access may be available. Sign in or learn about subscription options.pp. 142
by E. Jacobsen, E. Rotenberg, J.E. Smith
Session 5
Compiler Synthesized Dynamic Branch PredictionFull-text access may be available. Sign in or learn about subscription options.pp. 153
by Scott Mahlke, Balas Natarajan
Session 5
Wrong-Path Instruction PrefetchingFull-text access may be available. Sign in or learn about subscription options.pp. 165
by Jim Pierce, Trevor Mudge
Session 6
Design decisions influencing the UltraSPARC's instruction fetch architectureFull-text access may be available. Sign in or learn about subscription options.pp. 178
by R. Yung
Session 6
Increasing the Instruction Fetch Rate via Block-Structured Instruction Set ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 191
by Eric Hao, Po-Yung Chang, Marius Evers, Yale N. Patt
Session 6
Instruction fetch mechanisms for VLIW architectures with compressed encodingsFull-text access may be available. Sign in or learn about subscription options.pp. 201
by T.M. Conte, S. Banerjia, S.Y. Larin, K.N. Menezes, S.W. Sathaye
Session 7
Tango: a hardware-based data prefetching technique for superscalar processorsFull-text access may be available. Sign in or learn about subscription options.pp. 214
by S.S. Pinter, A. Yoaz
Session 7
Exceeding the Dataflow Limit via Value PredictionFull-text access may be available. Sign in or learn about subscription options.pp. 226
by Mikko H. Lipasti, John Paul Shen
Session 7
The performance potential of data dependence speculation and collapsingFull-text access may be available. Sign in or learn about subscription options.pp. 238
by Y. Sazeides, S. Vassiliadis, J.E. Smith
Session 8
Heuristics for Register-constrained Software PipeliningFull-text access may be available. Sign in or learn about subscription options.pp. 250
by Josep Llosa
Session 8
Software Pipelining Loops with Conditional BranchesFull-text access may be available. Sign in or learn about subscription options.pp. 262
by Mark G. Stoodley, Corinna G. Lee
Session 8
Combining loop transformations considering caches and schedulingFull-text access may be available. Sign in or learn about subscription options.pp. 274
by M.E. Wolf, D.E. Maydan, Ding-Kai Chen
Session 9
Instruction Scheduling and Executable EditingFull-text access may be available. Sign in or learn about subscription options.pp. 288
by Eric Schnarr, James R. Larus
Session 9
Instruction scheduling for the HP PA-8000Full-text access may be available. Sign in or learn about subscription options.pp. 298
by D.A. Dunn, Wei-Chung Hsu
Session 9
Meld Scheduling: Relaxing Scheduling Constraints across Region BoundariesFull-text access may be available. Sign in or learn about subscription options.pp. 308
by Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich
Session 10
Custom--Fit Processors: Letting Applications Define ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 324
by Joseph A. Fisher, Paolo Faraboschi, Giuseppe Desoli
Session 10
Optimization for a Superscalar Out-of-Order MachineFull-text access may be available. Sign in or learn about subscription options.pp. 336
by Anne M. Holler
Session 10
Optimization of Machine Descriptions for Efficient UseFull-text access may be available. Sign in or learn about subscription options.pp. 349
by J.C. Gyllenhaal, W.W. Hwu, B.R. Rau
Session 10
Author IndexFreely available from IEEE.pp. 359
Showing 36 out of 36