Default Cover Image

2012 45th Annual IEEE/ACM International Symposium on Microarchitecture

Dec. 1 2012 to Dec. 5 2012

Vancouver, BC, Canada Canada

ISSN: 1072-4451

ISBN: 978-1-4673-4819-5

Table of Contents

Papers
[Title page i]Freely available from IEEE.pp. i
Papers
[Title page iii]Freely available from IEEE.pp. iii
Papers
[Copyright notice]Freely available from IEEE.pp. iv
Papers
Table of contentsFreely available from IEEE.pp. v-viii
Papers
Message from the General ChairFreely available from IEEE.pp. ix
Papers
Message from the Program ChairFreely available from IEEE.pp. x-xii
Papers
Organizing CommitteeFreely available from IEEE.pp. xiii
Papers
Program CommitteeFreely available from IEEE.pp. xiv
Papers
External Review CommitteeFreely available from IEEE.pp. xv-xvi
Papers
ReviewersFreely available from IEEE.pp. xvii-xix
Papers
FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change MemoryFull-text access may be available. Sign in or learn about subscription options.pp. 1-12
Papers
Transactional Memory Architecture and Implementation for IBM System ZFull-text access may be available. Sign in or learn about subscription options.pp. 25-36
Papers
Warped-DMR: Light-weight Error Detection for GPGPUFull-text access may be available. Sign in or learn about subscription options.pp. 37-47
Papers
The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 48-59
Cache-Conscious Wavefront SchedulingFull-text access may be available. Sign in or learn about subscription options.pp. 72-83
Papers
Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic ConfigurabilityFull-text access may be available. Sign in or learn about subscription options.pp. 84-95
Papers
Unifying Primary Cache, Scratch, and Register File Memories in a Throughput ProcessorFull-text access may be available. Sign in or learn about subscription options.pp. 96-106
Papers
Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU ComputationFull-text access may be available. Sign in or learn about subscription options.pp. 107-118
Papers
KnightShift: Scaling the Energy Proportionality Wall through Server-Level HeterogeneityFull-text access may be available. Sign in or learn about subscription options.pp. 119-130
Papers
Rethinking DRAM Power Modes for Energy ProportionalityFull-text access may be available. Sign in or learn about subscription options.pp. 131-142
Papers
CoScale: Coordinating CPU and Memory System DVFS in Server SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 143-154
Papers
Predicting Performance Impact of DVFS for Realistic Memory SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 155-165
Papers
Vector Extensions for Decision Support DBMS AccelerationFull-text access may be available. Sign in or learn about subscription options.pp. 166-176
NOC-Out: Microarchitecting a Scale-Out ProcessorFull-text access may be available. Sign in or learn about subscription options.pp. 177-187
Papers
SLICC: Self-Assembly of Instruction Cache Collectives for OLTP WorkloadsFull-text access may be available. Sign in or learn about subscription options.pp. 188-198
Papers
AUDIT: Stress Testing the Automatic WayFull-text access may be available. Sign in or learn about subscription options.pp. 212-223
Papers
Accurate Fine-Grained Processor Power ProxiesFull-text access may be available. Sign in or learn about subscription options.pp. 224-234
Papers
A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing DispatchFull-text access may be available. Sign in or learn about subscription options.pp. 247-257
Papers
CoLT: Coalesced Large-Reach TLBsFull-text access may be available. Sign in or learn about subscription options.pp. 258-269
Papers
NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip RoutersFull-text access may be available. Sign in or learn about subscription options.pp. 270-281
Papers
Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault ToleranceFull-text access may be available. Sign in or learn about subscription options.pp. 282-293
Papers
Addressing End-to-End Memory Access Latency in NoC-Based MulticoresFull-text access may be available. Sign in or learn about subscription options.pp. 294-304
Papers
MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLPFull-text access may be available. Sign in or learn about subscription options.pp. 305-316
Papers
Composite Cores: Pushing Heterogeneity Into a CoreFull-text access may be available. Sign in or learn about subscription options.pp. 317-328
Papers
Control-Flow DecouplingFull-text access may be available. Sign in or learn about subscription options.pp. 329-340
Papers
Spatiotemporal Coherence TrackingFull-text access may be available. Sign in or learn about subscription options.pp. 341-350
Papers
Predicting Coherence Communication by Tracking Synchronization Points at Run TimeFull-text access may be available. Sign in or learn about subscription options.pp. 351-362
Papers
Vulcan: Hardware Support for Detecting Sequential Consistency Violations DynamicallyFull-text access may be available. Sign in or learn about subscription options.pp. 363-375
Papers
Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory HierarchyFull-text access may be available. Sign in or learn about subscription options.pp. 376-388
Papers
Improving Cache Management Policies Using Dynamic Reuse DistancesFull-text access may be available. Sign in or learn about subscription options.pp. 389-400
Papers
Inferred Models for Dynamic and Sparse Hardware-Software SpacesFull-text access may be available. Sign in or learn about subscription options.pp. 413-424
Papers
SMARQ: Software-Managed Alias Register Queue for Dynamic OptimizationsFull-text access may be available. Sign in or learn about subscription options.pp. 425-436
Papers
Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 437-448
Papers
Neural Acceleration for General-Purpose Approximate ProgramsFull-text access may be available. Sign in or learn about subscription options.pp. 449-460
Papers
Designing a Programmable Wire-Speed Regular-Expression Matching AcceleratorFull-text access may be available. Sign in or learn about subscription options.pp. 461-472
Papers
Author indexFreely available from IEEE.pp. 473-474
Papers
[Publisher's information]Freely available from IEEE.pp. 476
Showing 52 out of 52