1. Home
  2. Proceedings
  3. NANOARCH
  4. NANOARCH 2018
Default Cover Image

2018 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)

July 17 2018 to July 19 2018

Athens, Greece

Table of Contents

NANOARCH 2018 Copyright PageFreely available from IEEE.pp. i-i
NANOARCH 2018 IndexFreely available from IEEE.pp. i-ii
Fast Estimations of Failure Probability Over Long Time SpansFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Michail Noltsis, Panayiotis Englezakis, Eleni Maragkoudaki, Chrysostomos Nicopoulos, Dimitrios Rodopoulos, Francky Catthoor, Yiannakis Sazeides, Davide Zoni, Dimitrios Soudris
A Recursive Growing & Featuring Mechanism for Nanocomputing StructuresFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Mihaela Maliţa, Gheorghe M. Ştefan
Free BDD based CAD of Compact Memristor Crossbars for in-Memory ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Amad Ul Hassen, Salman Anwar Khokhar, Haseeb Aslam Butt, Sumit Kumar Jha
Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Naveen Macha, Sandeep Geedipally, Bhavana Repalle, Md Arif Iqbal, Wafi Danesh, Mostafizur Rahman
A Novel Analog to Digital Conversion Concept with Crosstalk ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
by Rajanikanth Desh, Naveen Kumar Macha, Sehtab Hossain, Repalle Bhavana Tejaswini, Mostafizur Rahman
Energy Efficiency of Low Swing Signaling for Emerging Interposer TechnologiesFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Eleni Maragkoudaki, Przemyslaw Mroszczyk, Vasilis F. Pavlidis
Variability-Tolerant Memristor-based Ratioed Logic in Crossbar ArrayFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by M. Escudero, I. Vourkas, A. Rubio, F. Moll
Energy-Efficient 4T SRAM Bitcell with 2T Read-Port for Ultra-Low-Voltage Operations in 28 nm 3D Monolithic CoolCube™ TechnologyFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Reda Boumchedda, Jean-Philippe Noel, Bastien Giraud, Adam Makosiej, Marco Antonio Rios, Eduardo Esmanhotto, Emilien Bourde-Cice, Mathis Bellet, David Turgis, Edith Beigne
Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognitionFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
by Qin Li, Huifeng Zhu, Fei Qiao, Xinjun Liu, Qi Wei, Huazhong Yang
Power Analysis of an mRNA-Ribosome SystemFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Pratima Chatterjee, Prasun Ghosal
Controlling distilleries in fault-tolerant quantum circuits: problem statement and analysis towards a solutionFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Alexandru Paler
Signal Synchronization in Large Scale Quantum-dot Cellular Automata CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 1-4
by Vassilios A. Mardiris, Orestis Liolis, Georgios Ch. Sirakoulis, Ioannis G. Karafyllidis
Size Optimization of MIGs with an Application to QCA and STMG TechnologiesFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Heinz Riener, Eleonora Testa, Luca Amaru, Mathias Soeken, Giovanni De Micheli
Representation of Qubit States using 3D Memristance Spaces: A first step towards a Memristive Quantum SimulatorFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Ioannis Karafyllidis, Georgios Ch. Sirakoulis, Panagiotis Dimitrakis
High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive StatesFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Mehrdad Biglari, Tobias Lieske, Dietmar Fey
An Aging Resilient Neural Network ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Seyed Nima Mozaffari, Krishna Prasad Gnawali, Spyros Tragoudas
Overcoming Crossbar Nonidealities in Binary Neural Networks Through LearningFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
by Mohammed E Fouda, Jongeun Lee, Ahmed M. Eltawil, Fadi Kurdahi
Real-Time Trainable Data Converters for General Purpose ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
by Loai Danial, Shahar Kvatinsky
Programmable Molecular-Nanoparticle Multi-junction Networks for Logic OperationsFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Angelika Balliou, Jiri Pfleger, George Skoulatakis, Samrana Kazim, Jan Rakusan, Stella Kennou, Nikos Glezos
Multi-Valued Logic Circuits on Graphene Quantum Point Contact DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
by Konstantinos Rallis, Georgios Ch. Sirakoulis, Ioannis Karafyllidis, Antonio Rubio
Sequential Circuit Design with Bilayer Avalanche Spin Diode LogicFull-text access may be available. Sign in or learn about subscription options.pp. 1-2
by Vaibhav Vyas, Joseph S. Friedman
Complementary Arranged Graphene Nanoribbon-based Boolean GatesFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Yande Jiang, Nicoleta Cucu Laurenciu, Sorin Cotofana
CCE: A Combined SRAM and Non Volatile Cache for Endurance of Next Generation Multilevel Non Volatile Memories in Embedded SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Linbin Chen, Pilin Junsangsri, Pedro Reviriego, Fabrizio Lombardi
Regular Expression Matching with Memristor TCAMs for Network SecurityFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Catherine E. Graves, Wen Ma, Xia Sheng, Brent Buchanan, Le Zheng, Si-Ty Lam, Xuema Li, Sai Rahul Chalamalasetti, Lennie Kiyama, Martin Foltin, John Paul Strachan, Matthew P. Hardy
A Probabilistic Error Model and Framework for Approximate Booth MultipliersFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
by Yuying Zhu, Weiqiang Liu, Jie Han, Fabrizio Lombardi
A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory ComputationFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Chaoxin Ding, Wang Kang, He Zhang, Youguang Zhang, Weisheng Zhao
Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by Deming Zhang, Yanchun Hou, Chengzhi Wang, Jie Chen, Lang Zeng, Weisheng Zhao
Qantum-dot Cellular Automata RAM design using Crossbar ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
by Orestis Liolis, Vassilios A. Mardiris, Georgios Ch. Sirakoulis, Ioannis G. Karafyllidis
Integrated Synthesis Methodology for Crossbar ArraysFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
by M. Ceylan Morgul, Onur Tunali, Mustafa Altun, Luca Frontini, Valentina Ciriani, E. Ioana Vatajelu, Lorena Anghel, Csaba Andras Moritz, Mircea R. Stan, Dan Alexandrescu
Minimal Disturbed Bits in Writing Resistive Crossbar MemoriesFull-text access may be available. Sign in or learn about subscription options.pp. 1-3
by Mohammed E Fouda, Ahmed M. Eltawil, Fadi Kurdahi
NANOARCH 2018 Content Announcement PageFreely available from IEEE.pp. i-ii
NANOARCH 2018 TOCFreely available from IEEE.pp. i-ii
Showing 34 out of 34