Default Cover Image

PACT 2005. 14th International Conference on Parallel Architectures and Compilation Techniques

Sept. 17 2005 to Sept. 21 2005

St. Louis, MO, USA

Table of Contents

Message from the General ChairFreely available from IEEE.pp. ix-ix
list-reviewerFreely available from IEEE.pp. xiv-xv
Message from the Program ChairFreely available from IEEE.pp. x-x
Tutorials and WorkshopsFull-text access may be available. Sign in or learn about subscription options.pp. xi-xi
CommitteesFreely available from IEEE.pp. xii-xiii
Data-centric transformations on non-integer iteration spacesFull-text access may be available. Sign in or learn about subscription options.pp. 133-142
Multi-core to the massesFull-text access may be available. Sign in or learn about subscription options.pp. 3-3
Variational path profilingFull-text access may be available. Sign in or learn about subscription options.pp. 7-16
Extended whole program pathsFull-text access may be available. Sign in or learn about subscription options.pp. 17-26
Instruction based memory distance analysis and its application to optimizationFull-text access may be available. Sign in or learn about subscription options.pp. 27-37
HPS: hybrid profiling supportFull-text access may be available. Sign in or learn about subscription options.pp. 38-47
Maximizing CMP throughput with mediocre coresFull-text access may be available. Sign in or learn about subscription options.pp. 51-62
Characterization of TCC on chip-multiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 63-74
Store-ordered streaming of shared memoryFull-text access may be available. Sign in or learn about subscription options.pp. 75-84
An event-driven multithreaded dynamic optimization frameworkFull-text access may be available. Sign in or learn about subscription options.pp. 87-98
Design and implementation of a compiler framework for helper threading on multi-core processorsFull-text access may be available. Sign in or learn about subscription options.pp. 99-109
Compiler directed early register releaseFull-text access may be available. Sign in or learn about subscription options.pp. 110-119
Automatic selection of compiler options using non-parametric inferential statisticsFull-text access may be available. Sign in or learn about subscription options.pp. 123-132
COMPILER ANALYSIS A (TRACK II)
Data Centric Transformations on Non-Integer Iteration SpacesFull-text access may be available. Sign in or learn about subscription options.pp. 133-142
Efficient techniques for advanced data dependence analysisFull-text access may be available. Sign in or learn about subscription options.pp. 143-153
Parallel programming and parallel abstractions in FortressFull-text access may be available. Sign in or learn about subscription options.pp. 157-157
Exploiting coarse-grained parallelism to accelerate protein motif finding with a network processorFull-text access may be available. Sign in or learn about subscription options.pp. 173-184
Automatic tuning matrix multiplication performance on graphics hardwareFull-text access may be available. Sign in or learn about subscription options.pp. 185-194
A distributed control path architecture for VLIW processorsFull-text access may be available. Sign in or learn about subscription options.pp. 197-206
Variable-based multi-module data caches for clustered VLIW processorsFull-text access may be available. Sign in or learn about subscription options.pp. 207-217
Performance analysis of system overheads in TCP/IP workloadsFull-text access may be available. Sign in or learn about subscription options.pp. 218-228
Dual-core execution: building a highly scalable single-thread instruction windowFull-text access may be available. Sign in or learn about subscription options.pp. 231-242
A simple divide-and-conquer approach for neural-class branch predictionFull-text access may be available. Sign in or learn about subscription options.pp. 243-254
Trace cache sampling filterFull-text access may be available. Sign in or learn about subscription options.pp. 255-264
Communication optimizations for fine-grained UPC applicationsFull-text access may be available. Sign in or learn about subscription options.pp. 267-278
HUNTing the overlapFull-text access may be available. Sign in or learn about subscription options.pp. 279-290
Memory state compressors for giga-scale checkpoint/restoreFull-text access may be available. Sign in or learn about subscription options.pp. 303-314
Exploiting coarse-grain verification parallelism for power-efficient fault toleranceFull-text access may be available. Sign in or learn about subscription options.pp. 315-325
Memory coloring: a compiler approach for scratchpad memory managementFull-text access may be available. Sign in or learn about subscription options.pp. 329-338
Multiple page size modeling and optimizationFull-text access may be available. Sign in or learn about subscription options.pp. 339-349
Future execution: a hardware prefetching technique for chip multiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 350-360
Author indexFreely available from IEEE.pp. 361-361
Showing 42 out of 42