Default Cover Image

2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT)

Oct. 21 2023 to Oct. 25 2023

Vienna, Austria

ISBN: 979-8-3503-4254-3

Table of Contents

Title Page IFreely available from IEEE.pp. 1-1
Title Page IIIFreely available from IEEE.pp. 3-3
CopyrightFreely available from IEEE.pp. 4-4
Table of ContentsFreely available from IEEE.pp. v-ix
Welcome MessageFreely available from IEEE.pp. x-x
Conference OrganizationFreely available from IEEE.pp. xi-xii
KeynotesFreely available from IEEE.pp. xiii-xv
Sponsors and Supporters PACT 2023Freely available from IEEE.pp. xvi-xvi
CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free RegionsFull-text access may be available. Sign in or learn about subscription options.pp. 1-13
Automatic Code Generation for High-Performance Graph AlgorithmsFull-text access may be available. Sign in or learn about subscription options.pp. 14-26
UWOmppro: UWOmp++ with Point-to-Point Synchronization, Reduction and SchedulesFull-text access may be available. Sign in or learn about subscription options.pp. 27-38
Drishyam: An Image is Worth a Data PrefetcherFull-text access may be available. Sign in or learn about subscription options.pp. 51-61
PreFlush: Lightweight Hardware Prediction Mechanism for Cache Line Flush and WritebackFull-text access may be available. Sign in or learn about subscription options.pp. 74-85
SDM: Sharing-Enabled Disaggregated Memory System with Cache Coherent Compute Express LinkFull-text access may be available. Sign in or learn about subscription options.pp. 86-98
SimplePIM: A Software Framework for Productive and Efficient Processing-in-MemoryFull-text access may be available. Sign in or learn about subscription options.pp. 99-111
Boustrophedonic Frames: Quasi-Optimal L2 Caching for Textures in GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 124-136
TSUNAMI: A GPU Implementation of the WFA AlgorithmFull-text access may be available. Sign in or learn about subscription options.pp. 150-161
Parallelizing Maximal Clique Enumeration on GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 162-175
Accelerating Decision-Tree-Based Inference Through Adaptive ParallelizationFull-text access may be available. Sign in or learn about subscription options.pp. 176-186
Automatic Algorithm-Based Fault Tolerance (AABFT) of Stencil ComputationsFull-text access may be available. Sign in or learn about subscription options.pp. 187-198
Performance Characterization of Popular DNN Models on Out-of-Order CPUsFull-text access may be available. Sign in or learn about subscription options.pp. 199-210
GraphMini: Accelerating Graph Pattern Matching Using Auxiliary GraphsFull-text access may be available. Sign in or learn about subscription options.pp. 211-224
Barad-dur: Near-Storage Accelerator for Training Large Graph Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 225-237
A Silicon Photonic Multi-DNN AcceleratorFull-text access may be available. Sign in or learn about subscription options.pp. 238-249
Architecture-Aware CurryingFull-text access may be available. Sign in or learn about subscription options.pp. 250-264
SpecCheck: A Tool for Systematic Identification of Vulnerable Transient Execution in gem5Full-text access may be available. Sign in or learn about subscription options.pp. 265-278
Separating Mechanism from Policy in STMFull-text access may be available. Sign in or learn about subscription options.pp. 279-296
INTERPRET: Inter-Warp Register Reuse for GPU Tensor CoreFull-text access may be available. Sign in or learn about subscription options.pp. 309-319
Dynamic Allocation of Processor Cores to Graph Applications on Commodity ServersFull-text access may be available. Sign in or learn about subscription options.pp. 323-324
QeiHaN: An Energy-Efficient DNN Accelerator that Leverages Log Quantization in NDP ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 325-326
Quickloop: An Efficient, FPGA-Accelerated Exploration of Parameterized DNN AcceleratorsFull-text access may be available. Sign in or learn about subscription options.pp. 327-328
Retargeting Applications for Heterogeneous Systems with the Tribble Source-to-Source FrameworkFull-text access may be available. Sign in or learn about subscription options.pp. 329-331
SLIDEX: Sliding Window Extension for Image ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 332-334
Thread-to-Core Allocation in ARM Processors Building Synergistic PairsFull-text access may be available. Sign in or learn about subscription options.pp. 335-336
SparseFT: Sparsity-aware Fault Tolerance for Reliable CNN Inference on GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 337-338
Author IndexFreely available from IEEE.pp. 339-340
Showing 42 out of 42