1. Home
  2. Proceedings
  3. RSP
  4. RSP 2002
Default Cover Image

Rapid System Prototyping, IEEE International Workshop on

July 1 2002 to July 3 2002

Darmstadt, Germany

ISSN: 1074-6005

ISBN: 0-7695-1703-X

Table of Contents

Prototyping Ethernet in the First Mile over point-to-point copperFull-text access may be available. Sign in or learn about subscription options.pp. 53-58
by E. Borghs, J. Jacobs, M. Beck, A. Mihanta, P. Vandaele, T. Pollet
Introduction
Chairs? MessageFreely available from IEEE.pp. vii
Introduction
IntroductionFreely available from IEEE.pp. viii
Introduction
AcknowledgmentsFull-text access may be available. Sign in or learn about subscription options.pp. ix
Introduction
Conference CommitteesFreely available from IEEE.pp. x
Keynote Speech
Market Estimation for System Prototyping EDA SegmentFull-text access may be available. Sign in or learn about subscription options.pp. 2
by Marco Pavesi
Session 1: Prototyping Micro Architectures
Design of Application Specific CISC Using PEAS-IIIFull-text access may be available. Sign in or learn about subscription options.pp. 12
by Akira Kitajima, Toshiyuki Sasaki, Yoshinori Takeuchi, Masaharu Imai
Session 1: Prototyping Micro Architectures
Rapid Prototyping of FPGA Based Floating Point DSP SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 19
by C. H. Ho, M. P. Leong, P. H. W. Leong, J. Becker, M. Glesner
Session 1: Prototyping Micro Architectures
Prototyping of Fuzzy Logic-Based Controllers Using Standard FPGA Development BoardsFull-text access may be available. Sign in or learn about subscription options.pp. 25
by S. Sánchez-Solano, R. Senhadji, A. Cabrera, I. Baturone, C. J. Jiménez, A. Barriga
Session 2: Case Studies and Applications
A Flexible H.263 Video Coder Prototype Based on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 34
by Matías J. Garrido, César Sanz, Marcos Jiménez, Juan M. Meneses
Session 2: Case Studies and Applications
Prototyping of a High Performance Generic Viterbi DecoderFull-text access may be available. Sign in or learn about subscription options.pp. 42
by Abdulfattah Mohammad Obeid, Alberto García Ortiz, Ralf Ludewig, Manfred Glesner
Session 2: Case Studies and Applications
On the Rapid Prototyping of Equalizers for OFDM SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 48
by T. Pionteck, N. Toender, L. D. Kabulepa, M. Glesner, T. Kella
Session 2: Case Studies and Applications
Prototyping Ethernet in the First Mile over Point-to-Point CopperFull-text access may be available. Sign in or learn about subscription options.pp. 53
by Eric Borghs, Jeroen Jacobs, Michaël Beck, Adrian Mihanta, Piet Vandaele, Thierry Pollet
Session 3: Mapping to FPGAs
Benefits of Macro-Based Multi-FPGA Partitioning for Video Processing ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 60
by J. Martín-Langerwerf, C. Reuter, H. Kropp, P. Pirsch
Session 3: Mapping to FPGAs
Hybrid Multi-FPGA Board Evaluation by Limiting Multi-Hop RoutingFull-text access may be available. Sign in or learn about subscription options.pp. 66
by Sushil Chandra Jain, Anshul Kumar, Shashi Kumar
Session 4: Reconfigurable Software
Rapid Prototyping of Transition Management Code for Reconfigurable Control SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 76
by M. Guler, S. Clements, N. Kejriwal, L. Wills, B. Heck, G. Vachtsevanos
Session 4: Reconfigurable Software
Reconfigurable Hardware Control SoftwareFull-text access may be available. Sign in or learn about subscription options.pp. 84
by Christian Hinkelbein, Andreas Kugel, Reinhard Männer, Matthias Müller
Session 4: Reconfigurable Software
Interfacing Software Libraries from Non-deterministic PrototypesFull-text access may be available. Sign in or learn about subscription options.pp. 92
by Stanislav Chachkov, Didier Buchs
Session 4: Reconfigurable Software
Validating Objected-Oriented Prototype of Real-Time Systems with Timed AutomataFull-text access may be available. Sign in or learn about subscription options.pp. 99
by Guoqiang Shu, Chao Li, Qing Wang, Mingshu Li
Session 5: High-Level Modeling Issues
From Object-Oriented Modeling to Code Generation for Rapid Prototyping of Embedded Electronic SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 108
by M. Kühl, C. Reichmann, I. Prötel, K. D. Müller-Glaser
Session 5: High-Level Modeling Issues
System Prototyping by Integration of Reconfigurable Hardware into a Heterogeneous System ModelFull-text access may be available. Sign in or learn about subscription options.pp. 115
by Klaus Buchenrieder, Ulrich Nageldinger, Andreas Pyttel, Alexander Sedlmeier
Session 5: High-Level Modeling Issues
ISA Based System Design Language in HW/SW Co-Design EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 122
by Hideaki Yanagisawa, Minoru Uehara, Hideki Mori
Session 6: New Synthesis and Estimation Approaches
System-Level Co-Synthesis of Dataflow Dominated Applications on Reconfigurable Hardware/Software ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 130
by Mário P. Véstias, Horácio C. Neto
Session 6: New Synthesis and Estimation Approaches
Power Estimation Based on Transition Activity Analysis with an Architecture Precise Rapid Prototyping SystemFull-text access may be available. Sign in or learn about subscription options.pp. 138
by Ralf Ludewig, Alberto García Ortiz, Tudor Murgan, Manfred Glesner
Session 7: Tools and Framework for Supporting RSP
Framework for Validation, Test and Analysis of Real-Time Scheduling Algorithms and Scheduler ImplementationsFull-text access may be available. Sign in or learn about subscription options.pp. 146
by Frank Golatowski, Jens Hildebrandt, Jan Blumenthal, Dirk Timmermann
Session 7: Tools and Framework for Supporting RSP
A Rapid Prototyping Environment for Distributed Reconfigurable SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 153
by Christophe Bobda, Nils Steenbock
Session 7: Tools and Framework for Supporting RSP
RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for the Validation of SoC VLSI DesignsFull-text access may be available. Sign in or learn about subscription options.pp. 159
by Natalino Busá, Ghiath Alkadi, Michael Verberne, Rafael Peset Llopis, Sethuraman Ramanathan
Session 7: Tools and Framework for Supporting RSP
PICARD: Platform Concepts for Prototyping and Demonstration of High Speed Communication SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 166
by Maryse Wouters, Tom Huybrechts, Roeland Huys, Stefaan De Rore, Steven Sanders, Erik Umans
Author Index
Author IndexFreely available from IEEE.pp. 171
Showing 29 out of 29