1. Home
  2. Proceedings
  3. RSP
  4. RSP 2006
Default Cover Image

Proceedings Seventeenth IEEE International Workshop on Rapid System Prototyping

June 14 2006 to June 16 2006

Chania, Crete

Table of Contents

Introduction
Message from the General ChairsFreely available from IEEE.pp. viii
Introduction
Message from the Organizing ChairFreely available from IEEE.pp. ix
Seventeenth IEEE International Workshop on Rapid System Prototyping - TitleFreely available from IEEE.pp. i-iii
Introduction
Message from the Program ChairsFreely available from IEEE.pp. x
Seventeenth IEEE International Workshop on Rapid System Prototyping -CopyrightFreely available from IEEE.pp. iv-iv
Seventeenth IEEE International Workshop on Rapid System Prototyping - TOCFreely available from IEEE.pp. v-vii
Introduction
AcknowledgmentsFreely available from IEEE.pp. xi
Introduction
Conference CommitteesFreely available from IEEE.pp. xii
Session 1: Software Verification
Dynamic Mapping of Runtime Information Models for Debugging Embedded SoftwareFull-text access may be available. Sign in or learn about subscription options.pp. 3-9
by Philipp Graf, Klaus D. Muller-Glaser
Session 1: Software Verification
Principles for System Prototype and Verification Using Metamodel Based TransformationsFull-text access may be available. Sign in or learn about subscription options.pp. 10-17
by Luis Pedro, Levi Lucio, Didier Buchs
Session 1: Software Verification
Creation and Validation of Embedded Assertion StatechartsFull-text access may be available. Sign in or learn about subscription options.pp. 17-23
by Doron Drusinsky, Man-Tak Shing, Kadir Alpaslan Demir
Session 1: Software Verification
Early Embedded Software Design Space Exploration Using UML-Based EstimationFull-text access may be available. Sign in or learn about subscription options.pp. 24-32
by Marcio F. da S. Oliveira, Lisane B. de Brisolara, Luigi Carro, Fl?vio R. Wagner
Session 2: Hardware Performance Estimation
A Prototyping Tool for Analysis and Modeling of Video Transmission Traces over IP NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 33-39
by Ming Yang, Nikolaos Bourbakis
Session 2: Hardware Performance Estimation
Rapid Resource-Constrained Hardware Performance EstimationFull-text access may be available. Sign in or learn about subscription options.pp. 40-46
by Basant K. Dwivedi, Arun Kejariwal, M. Balakrishnan, Anshul Kumar
Session 2: Hardware Performance Estimation
Rapid Performance and Power Consumption Estimation Methods for Embedded System DesignFull-text access may be available. Sign in or learn about subscription options.pp. 47-53
by Smail Niar, Nicolas Inglart
Session 2: Hardware Performance Estimation
Performance Evaluation of an Adaptive FPGA for Network ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 54-62
by Christoforos Kachris, Stamatis Vassiliadis
Session 3: Design Methodologies
A Mixed-Level Virtual Prototyping Environment for Refinement-Based Design EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 63-68
by Sanggyu Park, Sangyong Yoon, Soo-Ik Chae
Session 3: Design Methodologies
Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"Full-text access may be available. Sign in or learn about subscription options.pp. 69-75
by Benaoumeur Senouci, Aimen Bouchhima, Fr?d?ric Rousseau, Fr?d?ric Petrot, Ahmed Jerraya
Session 3: Design Methodologies
The Prototyping Methodology of a Data Receiver for Digital Audio Broadcasting (DAB) NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 76-81
by P. J. Lobo, M. A. Freire, M. J. Garrido, C. Sanz, F. Pescador, D. Samper
Session 3: Design Methodologies
System-on-Chip Design Methodology for a Statistical CoderFull-text access may be available. Sign in or learn about subscription options.pp. 82-90
by Thinh M. Le, X.H. Tian, B.L. Ho, J. Nankoo, Y. Lian
Session 4: Hardwared Verification
Introspection Mechanisms for Semi-Formal Verification in a System-Level Design EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 91-97
by M. Metzger, F. Bastien, F. Rousseau, J. Vachon, E. M. Aboulhamid
Session 4: Hardwared Verification
Asynchronous Assertion Monitors for multi-Clock Domain System VerificationFull-text access may be available. Sign in or learn about subscription options.pp. 98-102
by Katell Morin-Allory, Laurent Fesquet, Dominique Borrione
Session 4: Hardwared Verification
Formalizing the Incremental Design and Verification Process of a Pipelined Protocol ConverterFull-text access may be available. Sign in or learn about subscription options.pp. 103-109
by Cecile Braunstein, Emmanuelle Encrenaz
Development of an FPGA-based System for Real-Time Simulation of Photovoltaic ModulesFull-text access may be available. Sign in or learn about subscription options.pp. 200-208
by E. Koutroulis, K. Kalaitzakis, V. Tzitzilonis
Session 4: Hardwared Verification
Integrated Verification Approach during ADL-Driven Processor DesignFull-text access may be available. Sign in or learn about subscription options.pp. 110-118
by Anupam Chattopadhyay, Arnab Sinha, Diandian Zhang, Rainer Leupers, Gerd Ascheid, Heinrich Meyr
Session 5: Software Prototyping Methodologies
Wcomp: a Multi-Design Approach for Prototyping Applications using Heterogeneous ResourcesFull-text access may be available. Sign in or learn about subscription options.pp. 119-125
by Daniel Cheung, Jean-Yves Tigli, St?phane Lavirotte, Michel Riveill
Session 5: Software Prototyping Methodologies
An Agile BSP Modeling Methodology: Cross Platform BSP Framework (CPBF)Full-text access may be available. Sign in or learn about subscription options.pp. 126-132
by Chen Tianzhou, Yin Yan, Dai Hongjun, Hu Wei
Session 5: Software Prototyping Methodologies
A Case Study of Design Space Exploration for Embedded Multimedia Applications on SoCsFull-text access may be available. Sign in or learn about subscription options.pp. 133-139
by Isabelle Hurbain, Corinne Ancourt, Francois Irigoin, Michel Barreteau, Nicolas Museux, Frederic Pasquier
Session 5: Software Prototyping Methodologies
Generative Business Process Prototyping FrameworkFull-text access may be available. Sign in or learn about subscription options.pp. 140-148
by Ang Chen, Didier Buchs
Session 6: Co-Design
An Embedded Java Virtual Machine Using Network-on-Chip DesignFull-text access may be available. Sign in or learn about subscription options.pp. 149-155
by Graham Mathias, Kenneth B. Kent
Session 6: Co-Design
Service Based Component Design Approach for Flexible Hardware/Software Interface ModelingFull-text access may be available. Sign in or learn about subscription options.pp. 156-162
by Lobna Kriaa, Aimen Bouchhima, Wassim Youssef, Frederic Petrot, Anne-Marie Fouillart, Ahmed Jerraya
Session 6: Co-Design
RTOS Scheduler Implementation in Hardware and Software for Real Time ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 163-168
by Melissa Vetromille, Luciano Ost, C?sar A. M. Marcon, Carlos Reif, Fabiano Hessel
Session 6: Co-Design
Application-Level Memory Optimization for MPSoCFull-text access may be available. Sign in or learn about subscription options.pp. 169-178
by B. Girodias, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, P. Paulin, B. Lavigueur
Session 7: Advanced Simulation Techniques
Platform Development for Run-Time Reconfigurable Co-EmulationFull-text access may be available. Sign in or learn about subscription options.pp. 179-185
by Rawat Siripokarpirom
Session 7: Advanced Simulation Techniques
Formal Definitions of Simulation Interfaces in a Continuous/Discrete Co-Simulation ToolFull-text access may be available. Sign in or learn about subscription options.pp. 186-192
by Luiza Gheorghe, Faouzi Bouchhima, Gabriela Nicolescu, Hanifa Boucheneb
Session 7: Advanced Simulation Techniques
Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 193-199
by C. Bieser, K.-D. Mueller-Glaser
Session 7: Advanced Simulation Techniques
Development of an FPGA-based System for Real-Time Simulation ofFull-text access may be available. Sign in or learn about subscription options.pp. 200-208
by Eftichios Koutroulis, Kostas Kalaitzakis, Vasileios Tzitzilonis
Session 8: Hardwared Implementation
Parameter-Specific FPGA Implementation of Edit-Distance CalculationFull-text access may be available. Sign in or learn about subscription options.pp. 209-215
by Kenneth B. Kent, Ryan B. Proudfoot, Yong Zhao
Session 8: Hardwared Implementation
A High Performance Parallel FIR Filters Generation ToolFull-text access may be available. Sign in or learn about subscription options.pp. 216-222
by Vagner S. Rosa, Eduardo Costa, Sergio Bampi
Session 8: Hardwared Implementation
Rapid Phototyping of a System-on-a-Chip for the BLAST Algorithm ImplementationFull-text access may be available. Sign in or learn about subscription options.pp. 223-229
by Euripides Sotiriades, Christos Kozanitis, Grigorios Chrysos, Apostolos Dollas
Session 8: Hardwared Implementation
Design and Implementation of an Object Tracker on a Reconfigurable System on ChipFull-text access may be available. Sign in or learn about subscription options.pp. 230
by Felix M?hlbauer, Christophe Bobda
Author Index
Author IndexFreely available from IEEE.pp. 237-238
Showing 42 out of 42