Default Cover Image

International Workshop on System Level Interconnect Prediction

June 5 2011 to June 5 2011

San Diego, CA, USA

ISBN: 978-1-4577-1240-1

Table of Contents

Papers
Architecture and performance evaluation of 3D CMOS-NEM FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
Table of contentFreely available from IEEE.pp. 1-3
Papers
Reducing energy and increasing performance with traffic optimization in many-core systemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
Papers
Interface optimization for improved routability in chip-package-board co-designFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
Papers
Stability and scalability in global routingFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
Toward PDN resource estimation: A law of general power densityFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
System interconnect design exploration for embedded MPSoCsFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
Papers
Distributed power network co-design with on-chip power supplies and decoupling capacitorsFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
Impact of nano-scale through-silicon vias on the quality of today and future 3D IC designsFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
Papers
A SAT-based routing algorithm for cross-referencing biochipsFull-text access may be available. Sign in or learn about subscription options.pp. 1-7
Papers
Mobile system considerations for SDRAM interface trendsFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
Papers
Performance and power analysis of through silicon via based 3D IC integrationFull-text access may be available. Sign in or learn about subscription options.pp. 1
Papers
Simulation based study of on-chip antennas for a reconfigurable hybrid 2D wireless network-on-chipFull-text access may be available. Sign in or learn about subscription options.pp. 1
Papers
Wirelength and congestion estimation for routability-driven placementFull-text access may be available. Sign in or learn about subscription options.pp. 1
Showing 14 out of 14