Default Cover Image

VLSI Design, International Conference on

Jan. 4 2008 to Jan. 8 2008

Hyderabad, India

ISSN: 1063-9667

ISBN: 0-7695-3083-4

Table of Contents

VLSI Design Conference HistoryFreely available from IEEE.pp. xxxvi-xxxvi
Plenary Invited Keynote SpeakersFull-text access may be available. Sign in or learn about subscription options.pp. xxxviii-xxxix
Energy-Efficient Soft-Error Protection Using Operand Encoding and Operation BypassFull-text access may be available. Sign in or learn about subscription options.pp. 45-51
A Modeling of a Dynamically Reconfigurable Processor Using SystemCFull-text access may be available. Sign in or learn about subscription options.pp. 91-96
Dynamic Aggregation of Virtual Addresses in TLB Using TCAM CellsFull-text access may be available. Sign in or learn about subscription options.pp. 243-248
Energy-Efficient, High Performance Circuits for Arithmetic UnitsFull-text access may be available. Sign in or learn about subscription options.pp. 371-376
A Robust Level-Shifter Design for Adaptive Voltage ScalingFull-text access may be available. Sign in or learn about subscription options.pp. 383-388
Fault-Tolerant Computing Using a Hybrid Nano-CMOS ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 435-440
Energy Reduction in SRAM using Dynamic Voltage and Frequency ManagementFull-text access may be available. Sign in or learn about subscription options.pp. 503-508
Unified Vdd Vth Optimization Based DVFM Controller for a Logic BlockFull-text access may be available. Sign in or learn about subscription options.pp. 509-514
Power Reduction of Functional Units Considering Temperature and Process VariationsFull-text access may be available. Sign in or learn about subscription options.pp. 533-539
A Galois Field Based Logic Synthesis Approach with TestabilityFull-text access may be available. Sign in or learn about subscription options.pp. 629-634
Single Chip Encryptor/Decryptor Core Implementation of AES AlgorithmFull-text access may be available. Sign in or learn about subscription options.pp. 693-698
Power Attack Resistant Efficient FPGA Architecture for Karatsuba MultiplierFull-text access may be available. Sign in or learn about subscription options.pp. 706-711
Standards in EDA: An IntroductionFull-text access may be available. Sign in or learn about subscription options.pp. 727-727
Showing 19 out of 19