Default Cover Image

2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)

Jan. 6 2018 to Jan. 10 2018

Pune, India

Table of Contents

[Title page i]Freely available from IEEE.pp. i-i
[Title page iii]Freely available from IEEE.pp. iii-iii
[Copyright notice]Freely available from IEEE.pp. iv-iv
Table of contentsFreely available from IEEE.pp. v-xiii
Message from the General ChairFreely available from IEEE.pp. xiii-xiii
Message from the Technical Program Co-ChairsFreely available from IEEE.pp. xiv-xiv
Message from the Organizing Co-ChairsFreely available from IEEE.pp. xv-xv
Message from the Tutorial ChairFreely available from IEEE.pp. xvi-xvi
Message from the Steering Committee ChairFreely available from IEEE.pp. xvii-xvii
Message from the President, VLSI Society of IndiaFreely available from IEEE.pp. xviii-xviii
About the Cover from the Publication ChairFreely available from IEEE.pp. xix-xix
VLSI Design 2017 Conference Steering CommitteeFreely available from IEEE.pp. xx-xx
VLSI Design and ES 2018 Conference CommitteesFreely available from IEEE.pp. xxi-xxii
Technical Program CommitteeFreely available from IEEE.pp. xxiii-xxiii
ReviewersFreely available from IEEE.pp. xxiv-xxvii
VLSI Design Conference HistoryFreely available from IEEE.pp. xxviii-xxix
Embedded Systems Design Conference HistoryFreely available from IEEE.pp. xxx-xxx
Tutorial T1A: Assistive Technology for Visually Impaired: Embedded & Vision SolutionsFull-text access may be available. Sign in or learn about subscription options.pp. xxxi-xxxii
Tutorial T1B: Emerging Computational Devices, Architectures and Computational ModelsFull-text access may be available. Sign in or learn about subscription options.pp. xxxiii-xxxiv
Tutorial T1C: High-Speed Serial Links: Architectures and Circuits for Clock and Data Recovery (CDR)Full-text access may be available. Sign in or learn about subscription options.pp. xxxv-xxxvi
Tutorial T2B: Hardware Intellectual Property (IP) Security and Trust: Challenges and SolutionsFull-text access may be available. Sign in or learn about subscription options.pp. xxxix-xl
Tutorial T2C: Beyond von-Neumann Computing: Devices, Circuits, and ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. xli-xli
Tutorial T2D: Privacy Assurances in the Internet of Things (IoT) WorldFull-text access may be available. Sign in or learn about subscription options.pp. xlii-xlii
Tutorial T2E: Pre-Silicon Verification and Post-Silicon Validation: Dramatic Improvements through Disruptive InnovationsFull-text access may be available. Sign in or learn about subscription options.pp. xliii-xliv
Tutorial T2F: Silicon Nanophotonics for Future Manycore Chips: Opportunities and ChallengesFull-text access may be available. Sign in or learn about subscription options.pp. xlv-xlvi
A 12.5Gbps Transmitter for Multi-standard SERDES in 40nm Low Leakage CMOS ProcessFull-text access may be available. Sign in or learn about subscription options.pp. 13-18
Rescheduling of Power Gating Instructions for Reduction of In-rush CurrentFull-text access may be available. Sign in or learn about subscription options.pp. 25-30
DPFair Scheduling with Slowdown and SuspensionFull-text access may be available. Sign in or learn about subscription options.pp. 43-48
FPGA Implementation of an Improved Watchdog Timer for Safety-Critical ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 55-60
Image Compression Using 2D-Discrete Wavelet Transform on a Light Weight Reconfigurable HardwareFull-text access may be available. Sign in or learn about subscription options.pp. 61-66
YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Using FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 67-72
An Energy-Efficient Trusted FSM Design Technique to Thwart Fault Injection and Trojan AttacksFull-text access may be available. Sign in or learn about subscription options.pp. 73-78
Novel Variability Aware Path Selection for Self-Referencing Based Hardware Trojan DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 79-84
A Secure Low-Cost Edge Device Authentication Scheme for the Internet of ThingsFull-text access may be available. Sign in or learn about subscription options.pp. 85-90
Hardware Trojan Detection Using ATPG and Model CheckingFull-text access may be available. Sign in or learn about subscription options.pp. 91-96
Towards Single Pin Scan for Extremely Low Pin Count TestFull-text access may be available. Sign in or learn about subscription options.pp. 97-102
Test-Time Reduction for Power-Aware 3D-SoCFull-text access may be available. Sign in or learn about subscription options.pp. 103-108
Identification of Faulty TSVs in 3D IC During Pre-Bond TestingFull-text access may be available. Sign in or learn about subscription options.pp. 109-114
Modeling & Analysis of Redundancy Based Fault Tolerance for Permanent Faults in Chip Multiprocessor CacheFull-text access may be available. Sign in or learn about subscription options.pp. 115-120
Hysteresis Free sub-60 mV/dec Subthreshold Swing in Junctionless MOSFETsFull-text access may be available. Sign in or learn about subscription options.pp. 133-138
New Asymmetric Atomistic Model for the Analysis of Phase-Engineered MoS2-Gold Top ContactFull-text access may be available. Sign in or learn about subscription options.pp. 139-142
Power Side Channel Resistance of RNS Secure LogicFull-text access may be available. Sign in or learn about subscription options.pp. 143-148
Positive Feedback Symmetric Adiabatic Logic Against Differential Power AttackFull-text access may be available. Sign in or learn about subscription options.pp. 149-154
Online Detection and Reactive Countermeasure for Leakage from BPU Using TVLAFull-text access may be available. Sign in or learn about subscription options.pp. 155-160
Secure Neural Circuits to Mitigate Correlation Power Analysis on SHA-3 Hash FunctionFull-text access may be available. Sign in or learn about subscription options.pp. 161-166
A 1.2 pJ/cycle KHz Timer Circuit for Heavily Duty-Cycled SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 171-176
CMOS Oscillator Having Stable Frequency with Process, Temperature and Voltage VariationFull-text access may be available. Sign in or learn about subscription options.pp. 181-185
High Speed FPGA Fabric Aware CSD Recoding with Run-Time Support for Fault LocalizationFull-text access may be available. Sign in or learn about subscription options.pp. 186-191
A Low-Power Circuit for Adaptive Dynamic ProgrammingFull-text access may be available. Sign in or learn about subscription options.pp. 192-197
Feedback Biasing Based Adjustable Gain Ultrasound Preamplifier for CMUTs in 45nm CMOSFull-text access may be available. Sign in or learn about subscription options.pp. 204-207
A Novel Low Power G m-C Continuous-Time Analog Filter with Wide Tuning RangeFull-text access may be available. Sign in or learn about subscription options.pp. 214-219
0.36 nJ/bit MedRadio Band OOK Transmitter for Wearable Healthcare ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 220-225
Flipped Voltage Follower Based Low Dropout (LDO) Voltage Regulators: A Tutorial OverviewFull-text access may be available. Sign in or learn about subscription options.pp. 232-237
Overcoming Energy and Reliability Challenges for IoT and Mobile Devices with Data AnalyticsFull-text access may be available. Sign in or learn about subscription options.pp. 238-243
Data-Driven Resiliency Solutions for Boards and SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 244-249
Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy TechniqueFull-text access may be available. Sign in or learn about subscription options.pp. 250-255
Impact of Device Aging on Early Mode Failures in Pulsed LatchesFull-text access may be available. Sign in or learn about subscription options.pp. 256-260
A 0.6V Retention VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Adaptive Source BiasFull-text access may be available. Sign in or learn about subscription options.pp. 261-265
An Efficient VLSI Architecture for Convolution Based DWT Using MACFull-text access may be available. Sign in or learn about subscription options.pp. 271-276
Hardware-Efficient and Wide-Band Frequency-Domain Energy Detector for Cognitive-Radio Wireless NetworkFull-text access may be available. Sign in or learn about subscription options.pp. 277-282
Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive FilterFull-text access may be available. Sign in or learn about subscription options.pp. 283-288
A Practical Methodology to Compress Technology Libraries Using Recursive Polynomial RepresentationFull-text access may be available. Sign in or learn about subscription options.pp. 301-306
CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 307-312
Computing Fréchet Distance Metric Based L-Shape Tile Decomposition for E-Beam LithographyFull-text access may be available. Sign in or learn about subscription options.pp. 313-318
2nd Order Sallen Key Switched Capacitor LPF with N-type TransistorsFull-text access may be available. Sign in or learn about subscription options.pp. 319-324
An NMOS Low Drop-out Voltage Regulator with -17dB Wide-Band Power Supply Rejection for SerDes in 22FDXFull-text access may be available. Sign in or learn about subscription options.pp. 341-346
A 0.29ps FOM Fast Transient any Cap Stable LVR in 28FDSOIFull-text access may be available. Sign in or learn about subscription options.pp. 353-357
A High Performance Gated Voltage Level Translator with Integrated MultiplexerFull-text access may be available. Sign in or learn about subscription options.pp. 358-361
Accelerating Hash Computations Through Efficient Instruction-Set CustomisationFull-text access may be available. Sign in or learn about subscription options.pp. 362-367
Lightweight Forth Programmable NoCsFull-text access may be available. Sign in or learn about subscription options.pp. 368-373
An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCsFull-text access may be available. Sign in or learn about subscription options.pp. 374-379
Towards Near Data Processing of Convolutional Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 380-385
PPU: Privacy-Aware Purchasing Unit for Residential Customers in Smart Electric GridsFull-text access may be available. Sign in or learn about subscription options.pp. 386-391
A High-Performance and Area-Efficient VLSI Architecture for the PRESENT Lightweight CipherFull-text access may be available. Sign in or learn about subscription options.pp. 392-397
AMS-Miner: Mining AMS Assertions Using Interval ArithmeticFull-text access may be available. Sign in or learn about subscription options.pp. 404-409
ELURA: A Methodology for Post-Silicon Gate-Level Error Localization Using Regression AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 410-415
Showing 100 out of 120