Default Cover Image

2020 IEEE 38th VLSI Test Symposium (VTS)

April 5 2020 to April 8 2020

San Diego, CA, USA

ISBN: 978-1-7281-5359-9

Table of Contents

VTS 2020 Title PageFreely available from IEEE.pp. i-i
[VTS 2020 Title Page]Freely available from IEEE.pp. i-i
VTS 2020 Copyright PageFreely available from IEEE.pp. i-i
VTS 2020 Breaker PageFreely available from IEEE.pp. i-ii
VTS 2020 Organizing CommitteeFreely available from IEEE.pp. i-iii
VTS 2020 Steering and Program CommitteesFreely available from IEEE.pp. i-i
[VTS 2020 Awards - 3 Awards]Freely available from IEEE.pp. i-iii
VTS 2020 KeynotesFreely available from IEEE.pp. i-iv
Non-Masking Non-Robust Tests for Path Delay FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Effective Design of Layout-Friendly EDT DecompressorFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Input Test Data Volume Reduction Using Seed Complementation and Multiple LFSRsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
In-field Functional Test of CAN Bus ControllersFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Mitigating Read Failures in STT-MRAMFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Selective Checksum based On-line Error Correction for RRAM based Matrix OperationsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Flush+Time: A High Accuracy and High Resolution Cache Attack On ARM-FPGA Embedded SoCFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
SafeTPU: A Verifiably Secure Hardware Accelerator for Deep Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
A Deterministic-Statistical Multiple-Defect Diagnosis MethodologyFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
A dynamic reconfiguration mechanism to increase the reliability of GPGPUsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Automated Design For Yield Through Defect ToleranceFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Aging-resilient SRAM design: an end-to-end frameworkFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Reliability Evaluation of Turbo Decoders Implemented on SRAM-FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Switch Level Time Simulation of CMOS Circuits with Adaptive Voltage and Frequency ScalingFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Dynamic Multi-Frequency Test Method for Hidden Interconnect DefectsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Internal I/O Testing: Definition and a SolutionFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
A Zero-Cost Detection Approach for Recycled ICs using Scan ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Taming Combinational Trojan Detection Challenges with Self-Referencing Adaptive Test PatternsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Ultra-Wideband Modulation Signal Measurement Using Local Sweep Digitizing MethodFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Built-In Self-Test for Multi-Threshold NULL Convention Logic Asynchronous CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
A New Secure Scan Design with PUF-based Key for AuthenticationFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Sequence Triggered Hardware Trojan in Neural Network AcceleratorFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay TestingFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Special Session: Novel Attacks on Logic-LockingFull-text access may be available. Sign in or learn about subscription options.pp. 1-10
Special Session: The Recent Advance in Hardware Implementation of Post-Quantum CryptographyFull-text access may be available. Sign in or learn about subscription options.pp. 1-10
Special Session: Survey of Test Point Insertion for Logic Built-in Self-testFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Special Session: Test Challenges in a Chiplet MarketplaceFull-text access may be available. Sign in or learn about subscription options.pp. 1-12
Showing 51 out of 51