Architecture of queued-free crossbar for on-chip networks

Related Articles

• Energy-Efficient and Fault-Tolerant Unified Buffer and Bufferless Crossbar Architecture for NoCs
  2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum
• Design of a Partially Buffered Crossbar Router for Mesh-Based Network-on-Chips
  High Performance Computing and Communication & IEEE International Conference on Embedded Software and Systems, IEEE International Conference on
• A Kind of
  Computer Technology and Development, International Conference on
• A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
  2009 IEEE Computer Society Annual Symposium on VLSI
• Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs
  Networks-on-Chip, International Symposium on
• Design of Multimedia SoC Platform with a Crossbar On-Chip Bus for Embedded Systems
  Networked Computing and Advanced Information Management, International Conference on
• An Application-Specific Design Methodology for STbus Crossbar Generation
  Design, Automation & Test in Europe Conference & Exhibition
• Partial Connection-Aware Topology Synthesis for On-Chip Cascaded Crossbar Network
  IEEE Transactions on Computers
• The Combined Input-Output Queued Crossbar Architecture for High-Radix On-Chip Switches
  IEEE Micro
• MoDe-X: Microarchitecture of a Layout-Aware Modular Decoupled Crossbar for On-Chip Interconnects
  IEEE Transactions on Computers