Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)
Download PDF

Abstract

Parasitic capacitance in test hardware can affect the performance of a test and lead to poor fault coverage and/or yield loss. In an ATE setup, characterizing the stray capacitance using external instruments is difficult for practical reasons. In this paper, we present a single probe technique that uses available tester resources to measure stray capacitance of test hardware with high accuracy and precision. The proposed method uses a time measurement sub-system and a current source of the ATE for measuring stray capacitance from their charging and discharging characteristics. This capacitance measurement technique is also used to detect and diagnose faults in different tester hardware components. Measurement results and case studies on the application of this technique are presented.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!