Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)
Download PDF

Abstract

High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Input Change (RSIC) generation, that can be used to generate tests for many arbitrary misbehaviors that can occur in digital systems, thus providing a single on-chip test generation solution.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!